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The objective of this thesis is to investigate the use of the Auxiliary Resonant 
Commutated Pole Converter (ARCP) as a DC-to-AC power converter. The advantages 
and disadvantages of resonant converters over non-resonant, or hard-switched converters, 
are investigated. Basic ARCP circuit operation is modeled, with emphasis placed on 
examining the commutation between high and low voltage states. Detailed ARCP 
converter operation is modeled in software and compared to a software model of a hard-
switched converter. Comparisons are made using total harmonic distortion calculations, 
to establish the reliability of using the hard-switched model to perform control synthesis 
for the ARCP. 
Several control algorithms are tested through simulation and the results analyzed. 
The advantages of performing control in the synchronous vice stationary reference frame 
are shown. Testing on a reduced-scale circuit model using a digital signal processing 
system ( dSP ACE) to implement control algorithms is used to validate the control 
algorithm simulations. A new method of waveform modulation, Space Vector Control, is 
introduced and compared with conventional methods. Finally the operation of a 
prototype ARCP unit is discussed, and recommendations for improvements in future 
designs are presented. 
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I. INTRODUCTION 
Current naval shipboard power requirements are satisfied using classical AC 
power distribution employing transformers and three-phase transmission cables. As the 
Navy moves toward the "more electric" initiative for propulsion, electromechanical 
actuation and high power weapons systems on ships, submarines and aircraft, there is a 
need to capitalize on electric power developments [Ref. 1]. Improvements in 
semiconductor technology, specifically increased current density capabilities, have made 
advanced shipboard power distribution schemes using semiconductor devices realizable. 
Critical requirements for Naval electrical systems include reduction in size and cost, 
increase in power density, and the inclusion of intelligence within power devices that can 
provide electric power control, conditioning, and very high-speed switching [Ref. 1]. 
A. PROPOSED SHIPBOARD DC POWER SYSTEM 
In order to best take advantage of the power electronics revolution, a new 
architecture for shipboard power distribution has been proposed [Ref. 2]. In this new 
distribution scheme the main feeders are DC. The ship is divided into zones, each zone 
containing common energy conversion devices fed from the DC busses. As shown in 
Figure 1-1, DC is distributed via port and starboard busses form the source(s) into the 
separate zones [Ref. 3]. Each zone contains a number of Ship Service Converter (SSCM) 
and Inverter Modules (SSIM). The SSCM is used in each zone to step-down the 
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Figure 1-1- Integrated Power System (from [Ref. 3]) 
inserts intelligence into the system by acting as a buffer, preregulator and fault protection 
for each zone. Electric loads within the zone are fed by either SSCM's or SSIM's 
depending on the load's requirement for DC or AC power. 
The focus of this thesis is on the SSIM. Traditionally DC-to-AC converters have 
been uni-directional power flow, non-resonant type devices. Allowing bi-directional 
(DC-to-AC and AC-to-DC) power transfer improves the efficiency of the system since 
energy that would be unrecoverable in a uni-directional system, such as during motor 
braking, can now be captured and returned to the system. Resonant converters have 
lower losses and emit less electromagnetic interference. It is proposed to use a resonant 
2 
converter, specifically an Auxiliary Resonant Commutated Pole (ARCP) converter, as a 
SSIM. 
The remainder of this chapter discusses the inherent advantages and disadvantages 
of resonant converters. In Chapter II the basic operation of the ARCP is presented and 
the equations governing circuit behavior are developed. Chapter III deals with simulation 
of single-phase and three-phase converters and the comparison of hard-switched (non-
resonant) and ARCP converter simulations. Control of converters with various loads and 
with various control designs is investigated in Chapter IV. A new pulse-width-
modulation technique (Space Vector Control) which provides advantages over sine-
triangle control is presented in Chapter V. Testing of control algorithms using a hard-
switched converter and digital-signal-processing hardware is covered-in Chapter VI. The 
operation and physical characteristics of a prototype ARCP converter are discussed in 
Chapter VII, together with suggestions for improving the circuit implementation. The 
final chapter, contains a summary of the research work, notable conclusions and 
recommendations for future work. 
B. ADVANTAGES OF RESONANT CONVERTERS 
Examining a typical switch in a power converter provides insight into the 
advantages of resonant converters. In the ideal situation with a switch closed and 
conducting a current !Load' the voltage across the switch is zero volts. When the switch is 
gated offthe current falls off linearly to zero and the voltage rises linearly to some final 
value which is based on the circuit topology. For purposes of illustration, the final value 
3 
of the voltage across the switch will be called V cc· The power loss during switching will 
be the voltage times the current. Figure 1-2 shows idealized waveforms for turn on and 
2 4 6 8 10 
Figure 1-2- Power Loss During Switching 
turn off in the case of a resistive load. The current rise and fall times are controlled by 
the type of devices and the drive current used. For a typical150 amp/1200 volt Insulated 
Gate Bipolar Transistor (IGBT) (POWEREX CM150DY-24E), the rise and fall times are 
400 nsec [Ref. 4]. Most IGBT rise and fall times are on this order of magnitude, with 
larger current ratings having longer rise and fall times. 
Each time the switch changes state a specified amount of energy is lost. Some of 
the energy is dissipated as heat and some goes to the generation of electro-magnetic-
interference (EMI). The short rise and fall times cause significant energy to be generated 
in the radio frequency (RF) region [Ref. 5]. The more frequently the switch changes state 
the more energy is lost, thus the power loss is proportional to the switching frequency. 
4 
For high-frequency pulse-width-modulation techniques switching losses can be quite 
significant. This not only lowers the efficiency of the overall system, it also places stress 
on the devices used for switches. The ability of a semiconductor device to remove heat is 
limited. As the heat load increases, temperature rises which, in turn, degrades 
performance. 
To reduce the stress on the devices used for switches and limit EMI, snubbers can 
be used. The goal of a snubber during device turn-off is to provide zero voltage while the 
current dies off. During device turn-on the snubber tries to maintain a zero current while 
the voltage drops off to zero. In this way current and voltage are not present in the switch 
simultaneously and thus ideally no power is lost in the switch. Additionally snubbers 
limit the di/dt and dv/dt of the switches which reduces the EMI emissions. 
Figure 1-3 shows a typical turn-off snubber attached to a transistor [Ref. 5]. To 
analyze the snubber it is assumed that the transistor is initially gated, the voltage across it 
is zero and it is conducting a current I Load· When the transistor is turned off the current 
will drop at a rate determined by the fall time of the device, and the voltage will rise as 
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Figure 1-3 - Turn-Off Snubber 
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voltage rise is slower than the current fall off (depending on the value of the capacitor) 
and the energy lost in the switch is smaller than without the snubber. Figure 1-4 
illustrates the waveforms for transistor turn off. 
Jj :=: : : l 
0 2 3 4 5 6 
Figure 1-4- Turn-Off Snubber Waveforms 
The energy stored in the capacitor after turn off is dissipated in the resistor when 
the switch is turned on, thus the snubber does not improve the overall efficiency of the 
circuit but simply limits the stress on the transistor. 
A turn-on snubber [Ref. 5] and the waveforms associated with it are shown in 
Figures 1-5 and 1-6. The snubber inductor limits the current build up until the voltage 
across the switch has died down. This limits the current loss in the switch. However, 
during the off time of the switch the energy stored in the inductor is dissipated in the 
snubber resistor, so the overall efficiency of the circuit is not improved. Since the 
6 






Figure 1-5 - Turn-On Snubber 
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Figure 1-6- Turn-On Snubber Waveforms 
The previous discussion has shown that switch stress and EMI can be reduced by 
the use of snubbers but that the overall efficiency of the circuit is not improved. To 
improve the efficiency of the overall system the switching losses must be reduced and the 
energy saved in reduced switching losses must be somehow returned to the system. 
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Resonant converters attempt to accomplish this by using some type of LC resonance. As 
the voltage and current resonate, switches are turned on and off at either zero voltage 
(zero voltage switching) or zero current (zero current switching), thus avoiding power 
loss. Since the circuits resonate, the energy used to drive the circuit to a zero state is 
returned to the system avoiding energy loss. Electro-magnetic interference is also 
eliminated since no power is lost during switching. 
Resonant converters are generally more complex than non-resonant converters. 
As a result, resonant converters are not normally used in low-power or low-frequency 
applications where the added cost and complexity outweigh the benefits of improved 
efficiency, lower switch stresses and reduced EMI. Higher power and frequency 
converters are more likely to be of the resonant type since the efficiency improvements 
begin to become significant. In general the decision to use a resonant converter is a 
tradeoff between complexity and efficiency and between increased initial cost and 
continued savings. 
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II. BASIC OPERATION OF ARCP CIRCUIT 
This chapter contains a detailed analysis of the basic operation of the ARCP 
converter. A single-phase converter is used to explain the dynamics involved in 
commutation and how ARCP commutation differs from that occurring in a hard-switched 
inverter. Three different commutation situations are explained in detail, and the 
extension to three-phase power applications is demonstrated. The majority of the 
material presented on the ARCP is derived from DeDoncker [Ref. 6]. 
A. BASIC COMMUTATION 
Operation of the Auxiliary Resonant Commutated Pole (ARCP) inverter is similar 
to that of a hard-switched inverter. The difference lies in the commutation between 
states. For the hard-switched inverter, commutation involves opening one switch and 
closing another. Thus, the inverter leg output voltage changes instantaneously, in the 
ideal case, from V oc to zero, or vice-versa. In the ARCP in order to reduce switching 
losses, commutation is accomplished through additional auxiliary circuitry in a finite 
amount of time. 
The basic single-phase ARCP circuit is shown in Figure 2-1. It consists of two 
main switches, Sl and 82, with associated free-wheeling diodes, Dl and D2; two 
auxiliary switches, AI and A2; two DC supply capacitors, labeled 2Cdc; two resonant 
capacitors, labeled Cr/2; a resonant inductor, Lr; and a filter inductor Lf. The main 
switches operate much the same as in a classical hard-switched inverter. When the output 





Figure 2-1- Single-Phase ARCP 
desired to be zero switch S2 is closed. Switches Al and A2 along with the resonant 
inductor, Lr, make-up the auxiliary circuit. Auxiliary switches Aland A2 are not 
required to turn off with current present and can be SCR's, GTO's, ZTO's or MCT's. 
The main switches S 1 and S2 must be turn-off devices and can be GTO' s, MCT' s or 
IGBT's. 
The auxiliary circuit is involved in commutation as is explained in the following 
sections. The resonant inductor along with the resonant capacitors determine the resonant 
frequency of the converter and thus define the speed at which the converter can be 
switched. The DC supply capacitors are large capacitors which provide a voltage equal to 
half of the source voltage at the center of the two capacitors. If the negative rail of the 
load is connected to this midpoint, an AC voltage with no DC offset is applied to the 
load. The filter inductor is normally several orders of magnitude larger than the resonant 
inductor and helps maintain the load current constant during commutation. 
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In order to implement an ARCP inverter in the laboratory, additional circuitry is 
required to monitor signals, gate-on the switches and provide necessary protection. This 
additional circuitry is not considered in the forthcoming discussion to focus attention on 
the commutation process. The auxiliary circuit and all of its attendant additional circuitry 
substantially increase the parts count of an ARCP inverter as compared to a hard-
switched inverter and is one of the drawbacks that must be considered. 
In a classical hard-switched inverter, shown in Figure 2-2, commutation involves 
simply turning off one switch and turning on another. In an ideal circuit the turn-on and 
turn-off can take place simultaneously; however, in a real circuit the time delays involved 
can result it a direct short across the source. As a consequence a time delay is typically 
implemented into the commutation process. Even with the time delay issue, the 
commutation and circuitry involved are much simpler than that associated with the 
· ARCP. 
+ 01 S1 
Cdc 
+ 
02 S2 Vf 
Figure 2-2 - Single-Phase Hard-Switched Converter 
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There are three basic cases for commutation in the ARCP inverter. In a steady-
state switching state either the upper or lower switch (S 1 or S2) will be closed at a given 
instant, and either the diode (D 1 or D2) or the switch will be carrying the current 
(depending on the polarity of the load current). When it is desired to change states from 
the upper to the lower switch, the direction of current flow and hence the device in 
conduction must be determined. For example, if the output voltage, V f• is V oc and the 
current flow is into the inverter, then diode D 1 is conducting the load current. 
The three commutation cases are explained in detail in the following sections. 
The first of the three cases occurs when either diode D 1 or D2 is conducting. In this case 
commutation is accomplished using the auxiliary circuit to add additional energy into the 
circuit. Additional energy is required to overcome the losses in the circuit. For example, 
if no additional energy were added to the circuit during commutation from V f = 0 to V f = 
V oc• the output voltage would never quite reach the upper rail voltage while resonating 
and the upper switch would have to be turned on with a non-zero voltage present. The 
second and third cases occur when either of the main switches are conducting. In the 
second case the magnitude of the current is below some threshold level, and the auxiliary 
circuit is used in commutation. This threshold level is chosen to limit the peak current 
seen in the main switches. The third case occurs when the magnitude of the current is 
above a threshold level. In this final case the auxiliary circuit is not used in commutation; 
the main switch is simply turned off and after the voltage swings to the opposite state the 
other main switch is gated on. 
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In summary, commutation from a diode always involves the auxiliary circuit and 
commutation from a switch does not always involve the auxiliary circuit. 
B. CASE 1 - COMMUTATION FROM DIODE 
The starting point for Case 1 is shown in Figure 2-3. Initially diode D2 is 
assumed to be conducting the full load current and the output voltage,Vf, is zero. Switch 
82 remains gated on. A DC source voltage is continuously applied across the two 
capacitors, 2Cdc. The mid-point of these capacitors is at a voltage V0 c/2. It is assumed 
that the commutation process occurs at a much faster rate than the fundamental of the 
output quantities is changing. Thus, it is reasonable to assume that the load current is 








Figure 2-3 - Initial Condition, D2 Conducting 82 Gated On 
To start the commutation process, switch A2 is gated on. With the voltage drop 
across conducting devices assumed to be zero, this introduces a forcing potential of V oc/2 
across the filter inductor Lr, as shown in Figure 2-4. The ramp-up phase begins as the 







Figure 2-4 - Ramp-up A2 - Gated On 
V = L di . Switch S2 remains gated on and the auxiliary current begins to displace the 
dt 
load current flowing through D2. 
When ir exceeds i1oad• assumed to be approximately constant throughout 
commutation, the boost phase, shown in Figure 2-5, begins. The amount of auxiliary 
current in excess of the load current flows through switch S2, and is defined as iboost = ir -
L ·2 
i1oact· This boost current adds energy of an amount equal to r zhoost to the circuit. This 2 
additional energy is used to overcome the losses in the circuit during the resonant 
Cr/2 





Figure 2-5 - Boost, Ir exceeds IL and Iboost flows through S2 
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commutation phase. The boost current adds to the magnitude of the voltage resonance 
such that the overall magnitude is large enough to reach the upper rail voltage during 
commutation. Since iboost is increasing at a linear rate, the boost phase can be controlled 
by a simple time delay. At this point, the auxiliary circuit is carrying the entire load 
current plus the boost current. Also of note in this boost interval is that the recovery 
current in D2 is in the direction of the boost current, and thus adds additional boost 
energy which assists in commutation. 
When the required boost energy has been added (as specified by the control), S2 
is gated off beginning the resonant commutation phase. The current in 82 at shut-off is 
diverted into the resonant capacitors, Cr I 2 , as shown in Figure 2-6. Some switching 
losses will occur in switch 82 at tum-off but the resonant capacitors will act as snubbers 
to limit these losses. The auxiliary current and output voltage now resonate at a 
frequency determined by the values Lr and Cr . The auxiliary current will rise to a peak 
and then drop while the output voltage swings towards the upper rail voltage. 
01 Cr/2 
2Cdc + Vdc/2. 
2Cdc 
Cr/2 Vtl 
Figure 2-6 - Resonant, S2 Gated Off 
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In analyzing the resonant commutation interval, the load current can be 
considered constant, since L1 >> Lr, and the front-end capacitors can be modeled as 
voltage sources with a value ofV0 c/2, since 2Coc >> Cr I 2. Details of the analysis of 
the resonant phase are provided in Appendix A. Assuming ideal circuit elements, the 
maximum current in the auxiliary circuit can be approximated by: 
(Eq. 2-1) 
This value is used to size the auxiliary branch devices. 
When the output voltage becomes equal to the DC input voltage, zero voltage 
exists across S 1. At this point S 1 is gated on with no switching losses, clamping the 





Figure 2-7 - Clamp, S 1 Gated On 
When S 1 is closed in order to clamp the output voltage at the upper rail, a forcing 
potential of V0 c/2 is locked across the resonant inductor Lr as shown in Figure 2-8. This 
causes the auxiliary current to drop off linearly at a rate of -V oc . As the auxiliary 
2Lr 
current drops off, load current shifts to switch S 1. 
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01 
2Cd¢ i Load 
2Cd¢ 
Cr/2 Vf=Vdc 
Figure 2-8- Ramp-Down, Sl Picks-up Load, Auxiliary Current Falls Off 
As auxiliary current falls to zero, A2 is gated off with no current flowing through 
it; therefore, there are no switching-off losses. In actuality A2 will be gated off in 
anticipation of the current crossing zero so that the crossover point can be accurately 
predicted. The diode shunting A I will stop the current from resonating back negative, 
but some losses will occur if the diode blocks the current due to reverse recovery losses. 
A snubber is normally added across the auxiliary devices to eliminate the possibility of 
damaging the switches due to a small timing error. 
01 
2Cd¢ i Load 
2Cd¢ 
Cr/2 Vf=Vdc 
Figure 2-9 - Completion, A2 Gated Off 
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Figure 2-1 0 shows the output voltage and auxiliary circuit current for Case 1 
commutation. Initially the auxiliary current is zero, the output voltage is zero and diode 








Figure 2-10- Case One Waveforms, Vout and Ir 
t 
t 
voltage graph in Figure 2-10. When the auxiliary device A2 is switched on, the ramp-up 
phase begins and the auxiliary current begins to rise, and both D2 and A2 are conducting . 
As the auxiliary current increases above the level of the load current, diode D2 stops 
conducting and current begins flowing through the lower main switch S2 , initiating the 
boost phase of commutation. After the boost current reaches the desired level S2 is 
switched off commencing the resonant phase. Throughout the resonant phase auxiliary 
switch A2 is conducting the entire load current in conjunction with the auxiliary current. 
The output voltage swings high and the auxiliary current peaks and begins to swing low. 
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When the output voltage reaches the DC voltage the upper main switch (S 1) is gated on. 
In the diagram this occurs just as the auxiliary circuit current drops to the boost plus load 
current level. In an actual circuit the voltage would not reach this level until slightly after 
the auxiliary current passed below the boost plus auxiliary current level due to losses. 
Figure 2-10 is generated assuming no losses. Once S 1 is gated on the auxiliary current 
drops off at a linear rate. When the auxiliary current drops below the level of the load 
current, S 1 begins to conduct. As the auxiliary current drops to zero, A2 is gated off 
completing the commutation. 
C. CASE 2 -SWITCH CONDUCTING, CURRENT BELOW THRESHOLD 
Commutation for Case 2 is similar to Case 1 except that there are no ramp-up or 
ramp-down phases involved. 
Initially switch S 1 is assumed to be conducting the full load current, and the 





Figure 2-11 - Initial Condition, S 1 Conducting 
Switch A 1 is gated on to start the commutation process. This introduces a forcing 
potential of V oc/2 across the filter inductor Lr . The current flow through the auxiliary 
19 
circuit is in a direction to increase the current flow through S 1 as shown in Figure 2-12. 
Thus no ramp-up phase is needed as the auxiliary current immediately initiates a boost of 





Figure 2-12 - Boost, Ir Flows through S 1 
When the boost current reaches the desired level, the resonant commutation phase 
is started by switching S 1 off. The output voltage begins to fall while the current through 
S1 is diverted to the resonant capacitors. This action is depicted in Figure 2-13. Ideally, 
the auxiliary current consists of a half-sinusoid superimposed upon the boost current 
level, and the output voltage falls as the sum of cosine and ramp waveforms. 
2Cdc 
2Cdc 
Figure 2-13 - Resonant, S 1 Gated Off 
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As the output voltage continues to fall it will attempt to drop below zero. At this 
point diode D2 becomes forward biased and begins to pick up load current. Switch S2 is 
turned on at this point to clamp the voltage to zero. Energy remaining in the resonant 
inductor is returned to the DC bus capacitors as the potential across the inductor is now of 





Figure 2-14 - Clamp, S2 Gated On 
When the auxiliary current falls to zero A 1 is gated off. Diode D2 is now 







Figure 2-15- Completion, AI Gated Off 
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Figure 2-16 illustrates the output voltage and auxiliary current waveforms for 
Case 2 commutation. Initially the output voltage is high, auxiliary current is zero and 
the 
upper main switch 81 is conducting all of the load current. Auxiliary switch A1 is gat
ed 








Figure 2-16- Case Two Waveforms, Vout and Ir 
t 
t 
boost current increases to a specified level, then the upper main switch S 1 is gated off
 
initiating the resonant phase. The output voltage swings low and the auxiliary current
 
peaks in magnitude and begins to decrease. When the output voltage reaches zero, dio
de 
D2 begins conducting and 82 is gated on with a zero voltage differential. When the 
auxiliary current drops to zero, A1 is gated off completing the commutation. It can be
 
noted that in Figure 2-16 the output voltage reaches zero just as the auxiliary current 
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drops to the boost level. If losses are considered, the time at which the output voltage 
reaches zero would be shifted past this point. 
D. CASE 3 - SWITCH CONDUCTING, CURRENT ABOVE THRESHOLD 
When the load current exceeds a pre-defined threshold level, the auxiliary circuit 
is not used when commutating from a conducting switch. To determine the threshold 
current level, the maximum commutation time, Tmax , (i.e. the time required for a Case 1 
commutation at full-load current) must first be computed. It is desired to maintain the 
Case 3 commutation time less than or equal to the maximum commutation time for Case 





The larger the load current, the faster the output voltage will change; therefore, a small 
output current will cause commutation to take longer. To determine the smallest current 
at which the Case 3 commutation time will be less than or equal to Tmax, Equation 2-2 is 
used with dVout = V0 c and dt = Tmax . This current, defined as the threshold current, takes 
on the following value 
(Eq. 2-3) 
In component selection the threshold current should be selected to be sufficiently 
below the peak load current. Thus, /th + /boost ::;: l'toad·peak· If this criteria is met, then the 
primary switches do not have to tum off any higher current than if a hard-switched 
converter were used. 
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Case 3 commutation is described as follows. Initially switch S 1 is assumed to be 
conducting the full load current, and the output voltage is equal to V oc· This is the same 





Figure 2-17 - Initial Condition, S 1 Conducting 
Switch S 1 is gated off to begin commutation. This causes the load current to be 
shunted into the two resonant capacitors as shown in Figure 2-18. The output voltage 
falls at a rate proportional to the output current following the relationship i = C dV . 
dt 
When the output current attempts to fall below zero, diode D2 becomes forward biased 
01 
2Cdc i Load 
Lr 
2Cdc 
02 Cr/2 Vf-J, 
Figure 2-18- Commutation, Sl Gated Off 
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and picks up the load current. Switch S2 is gated on at this point, with no losses, 
completing the commutation. 
Cr/2 




Figure 2-19- Completion, D2 Begins Conducting, S2 Gated On 
Figure 2-20 illustrates the output voltage and auxiliary current waveforms for 
Case 3 commutation. Initially the output voltage is high, auxiliary current is zero and the 






Figure 2-20- Case Three Waveforms, Vout and Ir 
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load current into the resonant capacitors. The output voltage falls linearly following the 
constitutive capacitor relationship i1oad = Cr dVout • Once the voltage falls to dt 
zero, diode D2 begins conducting and 82 is gated on, completing the commutation. 
E. THREE-PHASE APPLICATIONS 
To integrate the ARCP into a three-phase power system is a relatively simple task 
of connecting three single-phase ARCP units into a correct configuration. A common 
DC voltage bus is used for all three units and the AC sides are connected in the desired 











Figure 2-21- Three-Phase ARCP, Y-Connected Load 
One consequence of the above configuration is that the neutral point of the Y-
connected load will be at the same potential as the average DC input voltage. To avoid 
an offset at the neutral point the DC voltage can be made bi-polar with the positive and 
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negative voltages of equal value, thus the average value will be zero. This problem is 
avoided in a ~-configuration since no neutral point exists. 
Power flow can be in either direction, DC to AC or AC to DC. No additional 
modifications are necessary in the ARCP to accommodate the bi-directional power flow. 




This chapter documents the approach and issues related to the simulation of a 
number of structures considered in this work. Initially a digital-based simulation of a 
single-phase hard-switched inverter is developed with sine-triangle voltage control. Next, 
the details required to model a single-phase ARCP converter with sine-triangle control 
are examined. Finally the simulations of the three-phase versions of both the hard-
switched and ARCP converters are obtained. Comparison of the converters using total 
harmonic distortion calculations shows that the hard-switched inverter can be used as a 
practical reduced-order model of the ARCP. This facilitates faster simulation of 
controllers and the convenient investigation of system load transients. In addition, the 
effect of a minimum switching time on high-frequency modulation will be explored. 
A. SIMULATION LANGUAGE 
Simulations described in this chapter are performed using the Advanced 
Continuous Simulation Language (ACSL). ACSL, pronounced 'axle', is a Fortran based 
language which uses a free format which is not as restrictive as Fortran. Programs are 
compiled after being translated into Fortran by the ACSL translator. Once compiled, the 
program is linked with the ACSL run-time library to allow user interface. 
Models are constructed from state space descriptions of systems. Discrete-event 
blocks and if-then-else constructs are used to switch from one set of equations to another. 





Statements executed before the run begins. 




Statements to be integrated continuously. 
END 
DISCRETE 
Statements executed at discrete points in time. 
END 
Statements executed each communication interval 
END 
TERMINAL 
Statements executed after the runtime terminates. 
END 
Figure 3-1- ACSL Program Outline (from [Ref. 7]) 
section is sorted so that as long as the inputs and outputs of various subsystems are 
compatible, no specific sequential ordering of statements is required by the programmer. 
The ACSL language was selected over SIMULINK for several reasons. First, 
ACSL programs are compiled so they run faster. ACSL also handles switching-type 
networks far more easily and provides more options for solving algebraic loops. Overall 
the major advantage over SIMULINK is the speed at which ACSL provides in the 
simulation of complex systems. 
B. SINGLE-PHASE HARD-SWITCHED CONVERTER 
In simulation it is assumed that the hard-switched inverter can change states 
instantaneously. As soon as one switch is opened, the other is closed with no delay. In 
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practice some delay must be introduced, as switches do not turn off instantly, to avoid 
both switches being shut simultaneously causing a short across the source. 
A sine-triangle method of modulation was used to generate the control signal 
[Ref. 8]. A control sinusoid at the desired output frequency is generated and 
superimposed on a high-frequency triangle wave. The two waves are compared and 
when the sinusoid is greater than the triangle wave, a control signal to switch the 
particular leg of the inverter to the high state is generated. When the control sinusoid is 
less than the triangle wave, a control signal for the low state is generated. Figure 3-2 
shows graphically how sine-triangle modulation generates an output voltage scheme. 
time~ 




0 - - '---
time~ 
Figure 3-2 - Sine-Triangle Modulation 
The output voltage waveform is a square wave which contains many harmonic 
components. To reduce the lower-order harmonics the frequency of the triangle wave is 
increased in relation to the frequency of the control sinusoid. In the simulations 
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considered, the frequency of the control sinusoid is 60 Hz while the frequency of the 
triangle wave is 6 kHz. 
Appendix B (pp 127-128) lists the ACSL code for the single-phase hard-switched 
converter. A resistor with an LC filter is the assumed load. 
C. SINGLE-PHASE ARCP CONVERTER 
The first step in simulating the ARCP was to generate a control signal for 
switching. As in the hard-switched converter, sine-triangle modulation was considered. 
Establishing the switching states for the ARCP is much more complicated than in 
the hard-switched converter. How the ARCP changes states is described in detail in 
Chapter II. To simplify modeling the switching dynamics six situatio_ns encompassing all 
possible ways of changing states were identified. Three situations involved a positive 
load current, and three a negative load current. Each situation corresponds to a 
commutation sequence described in Chapter II. Table 3-1 shows all the possible 
commutation states for the ARCP. Figure 3-3 illustrates the decision cycle that must be 
implemented in the ACSL code. The load current sign and magnitude, as well as the 
initial output voltage, are the quantities which dictate the commutation case. 
Table 3-1- ARCP Commutation Possibilities 
State Type of Voltage Load Above/Below 
# Commutation Transition Current Thres Current 
1 Case 1 Lo to Hi Pos N/A 
2 Case2 Hi to Lo Pos Below 
3 Case 3 Hi to Lo Pos Above 
4 Case2 Lo to Hi Neg Below 
5 Case 1 Hi to Lo Neg NIA 
6 Case 3 Lo to Hi Neg Above 
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.-------- State 1 
Switch Hi 
.------- State 6 
yes 
,___ ____ . State 4 
.--------State 3 
Switch Lo 
,___ ____ State 2 
,___ ____ State 5 
Figure 3-3 - Flowchart for ARCP Commutation 
Once the commutation state has been determined, the equations governing the 
circuit behavior must be found. In Chapter II the Laplace transform solution for the 
resonant portion of commutation was established. For ease of programming, the Laplace 
transform solution is not used. Instead, a state space representation is used. State 
variables of interest are the auxiliary circuit current ( i r ), the load current ( i L ), the output 
voltage ( V1 ), and the load voltage ( VLoad ). The appropriate state space representation 
depends on the status of both the main and auxiliary switches. These changes are 
controlled by conditional IF statements in the program. The derivatives of the auxiliary 
current and output voltage for various switch status combinations are shown in Table 3-2. 
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Table 3-2 - State Variable Equation vs Switch Positions 
A1 off off off off off on on on off 
A2 off on on on off off off off off 
S1 off off off on on on off off off 
S2 on on off off off off off on off 
dir 0 v"'- zv, v..,-zv, v"'-2v, 0 v..,-zv, v"'- zv, v"'- zv, 0 
dt 2L, 2L, 2L, 2L, 2L, 2L, 
dV1 0 0 jr- jL 0 0 0 jr- jL 0 -iL 
dt C, C, cr 
The derivatives of load current and load voltage are independent of the switch status and 
are given by: 







L RLoad (Eq. 3-2) 
Appendix B (pp 129-133) contains the ACSL code for the single-phase ARCP. 
D. THREE-PHASE SIMULATIONS 
Expansion to three-phase simulation involved combining three separate single-
phase inverters and their control signals. Load dynamics were simulated in the stationary 
reference frame. The control signals consisted of three sinusoids of equal amplitude, 
phase displaced by 120 degrees. This resulted in a standard three-phase output 
waveform. Code for the three-phase hard-switched and ARCP converters is listed in 
Appendix B (pp 134 - 148). 
34 
E. COMPARISON OF HARD-SWITCHED AND ARCP CONVERTERS USING 
TOTAL HARMONIC DISTORTION 
It should be noted that less simulation code is required for implementing the hard-
switched converter as compared to the ARCP. This is due to the ARCP simulation 
modeling each commutation in detail, while the hard-switched converter simulation takes 
a simplified view of commutation. Due to this fact the hard-switched simulation runs 
much faster than the ARCP program. For an integration time step of 0.1 J.Lsec the ARCP 
simulation required 133.8 seconds to complete a .032 second real-time simulation on a 
SPARC 10 workstation. The hard-switched simulation took 63.4 seconds to run an 
identically structured simulation. Since the hard-switched inverter does not need to 
model the commutations in detail, the integration step can be changed to a larger value 
without loss of accuracy. This reduces the run time even further. Given an integration 
time step of 1 J.LSec the same hard-switched simulation run took only 6.6 seconds. For 
this reason, it is desirable to substitute the hard-switched model for the ARCP when 
evaluating new control schemes or loads. To verify that this type of substitution is valid a 
comparison of output waveforms for both converters was undertaken. 
To compare the two models the total harmonic distortion (THD) of each model's 
output voltage was evaluated. Total harmonic distortion is defined as the square root of 
the sum of the squares of the harmonic components divided by the square of the 
fundamental, or in equation form: 
THD% = 100x 
The method used to calculate THD is described in detail in Appendix C [Ref. 9]. 
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(Eq. 3-3) 
A simulation was run at a switching frequency of 6 kHz to compare the models, 
harmonic components up to seventh-order were used in calculating THD. Results 
showed the THD for the hard-switched converter was 0.8537% and for the ARCP was 
0.1745%. These are on the same order of magnitude as expected. Total harmonic 
distortion for the ARCP was lower than for the hard-switched converter. This also was 
expected since the waveforms for the ARCP were less sharp at the transitions from high 
to low than for the hard-switched converter which had square transitions and thus more 
harmonics. For this reason using the hard-switched inverter in simulations will give a 
conservative result with respect to the amount of distortion created. 
F. MINIMUM SWITCHING TIME 
Pulse-width-modulation (PWM) schemes such as sine-triangle modulation can 
require very high-frequency switching. For instance, in sine-triangle modulation with a 
duty cycle of 95% the highest frequency component will be 20 times the fundamental. At 
higher switch frequencies this can become a problem because there is a minimum time 
required for the ARCP to switch states which may be longer than the switching time 
commanded by the PWM technique. Minimum switching time is commonly referred to 
as dead time. For the ARCP dead time is on the order of one over the resonant frequency. 
Hard-switched converters typically have a short dead time also, to allow the switches to 
completely turn off. 
Dead time causes additional distortion in output waveforms. To check the amount 
of distortion, a simulation using a hard-switched converter with dead time was 
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implemented. The results in Table 3-3 show a dramatic increase in THD when dead time 
is incorporated. 
Table 3-3 - Simulation Parameters 
Dead Time 25 IJ.Sec 
Switching Frequency 6kHz 
Maximum Duty Cycle 95% 
Method ofPWM sine-triangle 
Minimum Switching 8.3 !J.Sec 
Time from PWM 
Voltage THD - with dead time 1.010% 
Voltage THD- w/o dead time 0.039% 
Current THD - with dead time 3.584% 
Current THD - w/o dead time 0.080% 
In an ARCP the dead time can be approximated by Equation 3-4 [Ref. 6]. 
T = 2L (21 Load-max + J Boost)+ ry:c Dead r V 1r V .L r''-' r 
DC 
(Eq. 3-4) 
Using the values from Table 3-4, a dead time value of3.441J.sec is calculated. 
Table 3-4 - ARCP Parameters 
Resonant Inductance Lr 2.9 !J.H 
Resonant Capacitance Cr 0.3 !J.F 
Maximum Load Current 20Amps 
Boost Current 4Amps 
So for a maximum duty cycle of 95 % the highest frequency triangle wave which can be 
used in sine-triangle modulation is 29 kHz. If the dead time is assumed to be 5 IJ.Sec for a 
non-ideal ARCP, the highest triangle wave frequency to be used without dead-time 
distortion is 20 kHz. Although the numbers used in the dead time simulation vary from 
those of the ARCP, the simulation provides insight to the analyst into the amount of 
distortion which dead time can introduce. 
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Using the simulation tools presented here for circuit simulation, the issue of 
control can be addressed. Various control algorithms can be simulated and joined with 
the circuit simulations to predict system behavior. The following chapter addresses the 
control issue in this manner. 
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IV. CONTROLLERS 
Open-loop control of converters can produce satisfactory output waveforms; 
however, using some type of feedback generally improves the quality of the output 
response. Feedback helps make the system response less sensitive to parameter 
variations and exogenous disturbances. In addition, feedback is introduced to improve 
the transient and steady-state response or make reference signal tracking automatic. To 
control the output of a three-phase converter, three separate control schemes are 
proposed. The first uses voltage feedback to control the load voltage, the second uses 
current feedback to control the load current, and the last uses a combination of current 
and voltage feedback to control the load voltage. Reference frame theory is used in the 
control algorithms, and the advantages of implementation in different reference frames 
are discussed. 
A. VOLTAGE FEEDBACK CONTROLLER 
A voltage controller, controlling in the stationary reference frame, is presented 
and analyzed in this section. The controller compares the actual output voltage to the 
desired voltage, generates an error and passes this error in parallel through proportional 
and integral amplifiers to generate a control signal. This control signal is used to derive 
the gating signals for the switches in the converter. 
For the purpose of simulation a circuit shown in Figure 4-1, consisting of a three-




Figure 4-1- Converter with LRC Load 
purpose of the controller is to regulate the voltage across the filter capacitor and load 
resistor, V out· Possible extensions to machine loads will be apparent. 
To begin analysis of the circuit the three phase voltages of the converter are 
transformed into an equivalent wye-connected source as shown in Figure 4-2. For a 
balanced load condition, the phase voltages are determined according to the following 
relationships: 
vas =~vag - ~(vbg + vcg) 
vbs = ~~g- ~(vag+ vcg) 




where Va-b-c s represents a set ofwye-connected phase voltages and Va-b-c g represents 
phase-to-ground voltages at the converter output. The voltages Va-b-c g are known once 
the switch status of the inverter is specified. Wye-connected quantities are used in the 
remainder of the analysis. 
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Figure 4-2 - Equivalent Wye-Connected Source 
Equations for the circuit are next established for use in the simulation. The state 
variables include the inductor current and the capacitor voltage. Assuming balanced 
conditions the center of the wye-connected source and the common point of the resistive 
load have the same potential. Writing an equation from one common point to the other 
across phase A gives: 
(Eq. 4-4) 
where ia is the current flowing through the inductor Lf Solving for the derivative of the 
inductor current yields: 
dia = vas - VLoad-a 
dt L1 
(Eq. 4-5). 
Summing currents at the common node between the inductor, capacitor and load resistor 
produces the following equation: 
· VLoad-a l ---=:..::=.....=.. 
0 
RLoad 
C dVLoad-a = 0 
f dt 
Solving for the derivative of capacitor voltage gives 
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(Eq. 4-6). 
· VLoad-a l --==~ 




Equations for phases Band C give similar results with the subscript 'a' replaced by 'b' or 
'c' as appropriate. 
Next the state equations were transformed into the stationary q-d-0 reference 
frame using the arbitrary reference frame transformation matrix [Ref. 1 0] 
cosB co{e- 2;) co{B+ 2;) 
K =~ 
s 3 sinO sin(e-
2
;) sin(B+ 2;) (Eq. 4-8) 
1 1 1 
- -
2 2 2 
where 
I 
B= Jcodt+ 00 (Eq. 4-9) 
0 
For the stationary reference frame, co is set to zero and 80 is selected to also equal zero 
for convenience. The transformation matrix then becomes 
1 1 1 
2 2 
Ks =~ 0 J3 J3 (Eq. 4-10). 
s 3 2 2 
1 1 1 
2 2 2 
where the 's' superscript denotes the stationary reference frame. 
With balanced conditions the zero-sequence variables must be zero, so they are 
not considered in the controller analysis. Zero-sequence variables may be used to check 
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for balanced operation, but for the simulation it is assumed that balanced conditions are 
maintained. 
The transformed state equations, written in vector form, become 
(Eq. 4-11), 
(Eq. 4-12). 
A balanced three-phase set of desired voltages is generated and transformed into 
the stationary reference frame to give the desired q-d-0 voltages. 
[
vs • ] [v· ] q-Load a-Load V s • Ks V,* d-Load = s b-Lood 
Vo~ 2oad vc~ Load 
(Eq. 4-13) 
Again with balanced conditions the zero-sequence voltage will be zero, so it is 
ignored. Desired q-d voltages are compared with actual q-d voltages to provide error 
signals, one error signal for the q-quantities and one for the d-quantities. These error 
signals are next sent through proportional-integral controllers which produce control 
signals in the q-d frame. The control signals are transformed back into the a-b-c frame to 
give a commanded control signal to each leg of the converter. Based on beating these 
control signals up against a high-frequency carrier triangle waveform, the devices in each 
leg of the inverter are switched to give the required output voltage at the inverter 
terminals. This voltage drives the load to give the desired voltage across the resistors and 
capacitors. Signal flow for the controller is illustrated in Figure 4-3. The gain K 
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Figure 4-3- Per-Phase Signal Flow of PI Controller 
represents the gain inherent to the sine-triangle PWM process. This gain is a constant in 
the linear region of operation and decreases in a non-linear fashion in the overmodulation 
region. 
To select gains for the controller the transfer function for the system must be 
derived. Two methods can be used to find the transfer function, either drawing the block 
diagram and using Mason's gain formula or by using state space methods. Both methods 
are considered. 
First the classical approach of drawing the block diagram is shown. This is a 
useful method in visualizing the signal flow of the system. The flow diagram is shown in 
Figure 4-4. It is assumed that the converter will have a unity gain; that is, the control 
signal into the converter times the converter gain is the voltage which is given at the 
output. This simplification ignores nonlinear effects and the impact of harmonics; 
however, it is mathematically valid as long as the converter is operated in the linear 
range, with a modulation index of less than one. 
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Figure 4-4 - Signal Flow Diagram, q-Quantities Only 
In the following discussion only the q-quantities are considered since the q- and d-
quantities are independent. Derivation of the d-quantity controller mirror those shown 
here for the q-quantities. 
Mason's rule states that the input-output transfer function associated with the 
signal-flow graph of Figure 4-4 is given by, [Ref. II] 
G s = V~L(s) = Forward Path Gain 
( ) V~~ ( s) I- 2)ndividual Loop Gains (Eq. 4-I4). 
Inserting values and solving, the gain or closed-loop transfer function is given by 
vq:L (s) 
vq:~ (s) 
( K;) I I I I K +- K----P s L1 s c1 s 
( K;) I I I 1 I 1 1 I I I I I + K P +---; K L J ~ C J ~ + L J ~ C J ~ + ~ C J Rioaa 
(sKP +K;)K 
vq:L (s) s3 LJCF 
vq:~ (s) = (sKP + K; )K I I 
I+ 3 + 2 +---












The characteristic equation is given by the denominator of the closed-loop transfer 
function 
(Eq. 4-16) 
An alternative method to solve for the characteristic equation is to use the state 
equations, Equations 4-11 and 4-12. Additional states are defined to account for the 
integrators employed in the control as follows 
(Eq. 4-17) 
Placing the q-quantities into state space normal form results in Equation 4-18 
0 0 -1 
[ ' ] [ ' ] 1 xqs K; Kp 1 xqs KP d •s 0 i:: + vs. (Eq. 4-18) dt lq: = ----LJ LJ LJ LJ qs 




where the 3x3 system matrix is typically denoted as the system A matrix. To find the 
characteristic equation the determinant of (sl- A) is found 
0 
=det [~ ~ ~]- K{ 
s 











Note that Equation 4-19 is identical to Equation 4-16, as expected. 
(Eq. 4-19) 
With the characteristic equation determined, desired pole locations can be selected 
and implemented by choice of Ki and Kp and the resultant transient response 
investigated. Examining the effects of the constants KiK and KpK on transient response 
is most easily accomplished through simulation. A simple MA TLAB routine can easily 
show transient response and pole locations for specific values of KiK and KpK. It is 
typically desired to have a quick response with a limited amount of overshoot. In 
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addition, the gains should not be made too large or else the PWM algorithm is pushed 
into overmodulation and the aforementioned linear analysis becomes invalid. 
To facilitate analysis, the system is transformed into the synchronous reference 
frame where the desired input voltage is represented by a steady-state constant value. In 
the synchronous reference frame the q- and d-variables are no longer uncoupled, so all the 
states must be considered together. The state equation for the system with a stationary 




0 0 0 
0 0 
v~-q 
(j)e 0 0 0 
v~-q 0 0 
v~-d C1 RL<xzd cf v~d-d KPK 0 
:e KPK+1 K;K ·e L.r IL-q 0 0 0 IL-q [v~d-q v~d-d] :e L.r - (j)e Ll ·e + KPK 1L-d 1L-d 0 
. c KPK+1 K;K c . L.r xvq 0 (j)c 0 0 xvq 
xv; L.r L.r xv• 0 d 
-1 0 0 0 0 - (j)e 0 
0 -1 0 0 (j)e 0 
(Eq. 4-20) 
Steady-state values for load voltage in terms of the desired voltages are given by 
the relationship: 
V{oad-qd = AV{:ad-qd (Eq. 4-21) 





D = K~K2 Rioadm; + Ki2 K 2 Rioad + KPK( 2Rioad(t); - 2RioadCJ Lf(t):) 
and 
- 2KiKRLoadLJ(t); + Rioad{t); - 2RioadCJ Lf(t): + L~(t)e4 + RioadCJ L~(t): 
au = G22 
al2 = -a2J 
(Eq. 4-24) 
(Eq. 4-25) 
Examining the diagonal elements of A, it can be seen that if the values of KpK 
and KiK are made large enough then the squared terms will dominate and the value will 
tend towards one. In addition the off-diagonal elements will tend towards zero. 
Reducing the steady-state error must be weighed against sending the controller into 
overmodulation, as large gains will drive the modulation index to be greater than one. 
Overmodulation is not necessarily an undesirable phenomenon, but the previous analysis 
does not hold and therefore the results will not be reliable. 
Using the values in Table 4-1 for simulation purposes, a settling time of25 msec 
can be achieved with constant values of 
The controller stayed in the linear modulation range for a 50 Volt step change in 
commanded voltage amplitude. A larger step change with the gains used would send the 
controller into overmodulation. The steady-state error was found to be approximately 
11%. If a smaller step change were expected then the gains could be increased to further 
reduce the steady-state error. 
Table 4-1 - Simulation Parameters 
Lr 10mH 
Cr 0.1mF 
Rload 25 Ohms 
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Results of the MATLAB program (Appendix D, p153) are shown in Figure 4-5. 
The waveform is the q-axis load voltage represented in the synchronous reference frame. 
The STEP function was used, together with the matrices implicit to the state-space 
description. 
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Figure 4-5 - Voltage Controller Transient Response from MA TLAB 
To verify that the MATLAB simulation provides representative results, an ACSL 
program (Appendix D, pp154- 157) incorporating a three-phase hard-switched converter 
supplying a resistive load through an LC filter was developed. A PI-controller was 
implemented with the gains from the MA TLAB simulation. A transient consisting of a 
50 volt step change in the commanded q-axis synchronous load voltage from the ACSL 
simulation (Figure 4-6) shows a settling time of around 25 msec also. Examining the 
dynamics of the step change shows an almost identical response to that of the MA TLAB 
simulation, which shows that the controller did not go into overmodulation. A significant 
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difference between the ACSL and MA TLAB results would be evidence of 
overmodulation, since the ACSL program incorporates the dynamics of the sine-triangle 
PWM scheme and the MA TLAB code simply considers the PWM a constant linear gain 
regardless of the input magnitude. 
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Figure 4-6 - Stationary Voltage Controller Start-up Transient 
It is obvious that the steady-state error which exists with the stationary controller 
can be large. This error is due to the fact that the control is performed in the stationary 
reference frame and the control quantities are time-varying sinusoids in that frame. 
One way to correct for the steady-state error would be to use the A matrix from 
Equation 4-21, which relates the desired voltages to the steady-state voltages in the 
synchronous reference frame. The desired voltages would be transformed into the 
synchronous reference frame, and then be pre-multiplied by A-1, to give a new set of 
desired voltages. This new set of voltages would be transformed back into the stationary 
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reference frame to be used by the controller. In this way the steady-state error would be 
eliminated. The practicality of this method would make it difficult to implement as the 
delays caused in performing transformations and calculating A"1 would introduce 
additional errors. The steady-state error of stationary controllers will be investigated 
further in the next section. 
B. CURRENT FEEDBACK CONTROLLER 
A controller using current feedback together with a commanded output current 
waveform is considered in this section. This type of set-up can be used as a first-order 
approximation of an induction machine drive, where the induction machine is modeled as 
a simple RL load. The circuit diagram is shown in Figure 4-7. 
+ 
g 
Figure 4-7 - Converter with LR Load 
Using the same technique as the voltage feedback controller, the state equation for 
the current controller with RL load is found and listed as Equation 4-26. The signal flow 
di s Vs R •s lqdO qdOL - loadlqdO 
--= (Eq. 4-26) 
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diagram for the current feedback controller is illustrated in Figure 4-8 for the q-variables. 
A similar diagram holds for the d-variables. In the stationary reference frame for the 
system considered, the 'q' and 'd' variables are not coupled. In Figure 4-8, K is the 
PWM gain and i;; is the desired q-axis current. 
Figure 4-8 - Signal Flow Diagram, q-Quantities Only 
Using the same techniques as before the transfer function for the current feedback 
controller is uncovered and is given in Equation 4-27. 
(Eq. 4-27) 
Dynamic response can be investigated using simulation as in the voltage feedback 
converter. One problem encountered is that the control signals are not DC values, instead 
they vary at the output frequency. This also occurred with the voltage feedback converter 
in the previous section. To determine the steady-state error, Equation 4-27 is used with 
's' set equal to j{J). 
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•S K;K + j{J)KPK •S* 
lqs = 2 • ( ) lqs 
K;K- Lf{J) + j{i) RLoad + KPK 
(Eq. 4-28) 
It can be demonstrated from Equation 4-28 that unless the output frequency is zero, a 
steady-state error will exist. For an output frequency of 60Hz the commanded-to-actual 
current relationship predicted by Equation 4-28 is: i;s = i;; 0.889L -1:36°. 
As the previous analysis has pointed out, one drawback of using stationary 
reference frame variables in the control is that the steady-state error is non-zero. To 
facilitate further investigation of the controller, the analysis is shifted to the synchronous 
reference frame. In this frame the commanded quantities will be DC values and analysis 
will be simpler. The synchronous reference frame state space formulation of the system 
with a stationary reference frame controller is given by Equation 4-29. [Ref. 12] 
KPK + RLoad 1 0 
KPK 0 :e -OJe •e lqs L! L! lqs L! 
:e KPK +RLoad 1 i~ KPK ["~] lds 
= 0 + 0 
lqs (Eq. 4-29) 
. e OJe xe ·e• xq L! LJ q L! lds 
.x; 
-K;K 0 0 -{f) e xe K;K 0 d 
0 -K;K {J)e 0 0 K;K 
The relationship between commanded and actual steady-state currents represented in the 
synchronous reference frame may be derived from Equation 4-29 by setting the 
derivatives of the state variables equal to zero. Synchronous reference frame quantities 
(Eq. 4-30) 
are used because for a desired sinusoidal three-phase input, steady-state DC commanded 
quantities result. The elements of A (not to be confused with the system matrix) are 
given as [Ref. 12] 
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K , (R K' ) K; ( K; L ) p Load+ p +- --OJe f 
OJe OJe (Eq. 4-31) 
K, ( K; L ) K; (R K' ) p --OJe f -- Load+ p 
OJe OJe (Eq. 4-32). 
In Equations 4-31 and 4-32 the values for K; and K; incorporate the pulse-width-
modulation gain K. To verify the accuracy of Equations 4-29 through 4-32, an ACSL 
simulation (Appendix D, pp158- 161) incorporating a controller in the stationary 
{eference frame with an RL load was developed and investigated. Values used in the 
simulation are given in Table 4-2. 
Table 4-2 - Simulation Parameters 
Lr 10mH 




For the simulation the synchronous reference frame commanded current values 
for the synchronous quantities were i;; = 5.0 Amps and i;: = 0.0 Amps. Using 
Equations 4-31 and 4-32, a11 is computed as 0.889 and a12 as -0.019. Thus, the steady-
state values for i;s and i~ are predicted to be 
i;s = a11 i;; + a12 i;: = 0.889 * 5.0- 0.019 * 0.0 = 4.445 Amps. 
i~ = a21 i;; + a22 i;: = 0.019 * 5.0- 0.889 * 0.0 = 0.095 Amps. 
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This corresponds well with the graph of commanded and actual currents during start-up, 
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Figure 4-10- Stationary Current Controller Start-up Error Transient 
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To overcome the steady-state error, the control can be performed in the 
synchronous reference frame where the signals being controlled are all DC quantities. 
The analysis of such a system results in a state space description given by [Ref. 12] 
'e 
KPK +RLoad 1 0 KPK 0 -{J) e ·e lqs LJ LJ lqs LJ 
'e KPK+RLoad 1 •e KPK [""] lds 0 lds 0 lqs = {J)e LJ LJ + LJ (Eq. 4-33) . e xe ·e• xq 
-K;K 0 0 0 q K;K 0 
lds 
.x; xe 
0 -K;K 0 0 d 0 K;K 
Note that the only difference between Equation 4-29 and Equation 4-33 is that elements 
(3,4) and (4,3) are now zero. The relationship between the actual and commanded qd-
currents is now given by, [Ref. 12] 
(Eq. 4-34) 
where the elements of A are 
(Eq. 4-35) 
(Eq. 4-36) 
An ACSL simulation (Appendix D, pp 162- 165) with a controller in the synchronous 
reference frame was implemented to verify the results. Values for the simulation are as 
shown in Table 4-2. Results of the simulation are illustrated in Figure 4-11. A zero 
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Figure 4-11 - Synchronous Controller Simulation Results 
C. A VOLTAGE CONTROLLER WITH INNER CURRENT CONTROL LOOP 
A controller which uses current and voltage feedback as well as current and 
voltage feedforward has been proposed in the literature [Ref. 13]. The input voltage is 
the line-to-neutral voltage synthesized from a three-phase inverter as described 
previously. An LC-filter is used to reduce the voltage harmonics across the load. The 
control is predicated on specifying a desired output voltage and using various feedback 
and feedforward signals to force the load voltage to track that value. A per-phase 
representation of the system is illustrated in Figure 4-12. 
The state equations for a phase of the system are given by 




Figure 4-12- Per-Phase Model 
(Eq. 4-38) 
The desired a-phase of the load voltage is specified as 
(Eq. 4-39) 
where V0 is the desired peak amplitude and roe the desired frequency in radians per 
second. Knowing the desired output voltage the desired capacitor current can be 
determined from Equation 4-38. 
(Eq. 4-40) 
The desired capacitor current is fed forward by adding it to the actual load current to 
obtain the desired inductor current. This value is then compared with the actual inductor 
current to obtain a current error, which is passed to a PI controller to generate a control 
signal for a particular phase of the converter. The current-loop controller is illustrated in 
Figure 4-13. 
Voltage feedback is incorporated by comparing the desired and actual values of 
load voltage to obtain a voltage error. The voltage error is input to a PI controller to 
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Figure 4-13- Per-Phase Current-Loop Controller 
generate a control signal. Feedforward action is realized by using the desired inductor 
current and desired load voltage to obtain the desired converter output voltage as 
specified in Equation 4-41. 
d .• V• L zL v· f = f-+ Load dt 
(Eq. 4-41) 
Equation 4-41 can be simplified by omitting the time derivative of inductor current and 
re-writing the desired output voltage as: 
V des vdes • L .• f = Load+ J())e flL (Eq. 4-42) 
Because the time derivatives are ignored in Equation 4-42, the feedforward voltage is 
only correct for sinusoidal steady-state conditions. Feedback loops are necessary to 
make-up for this shortcoming. Feedback will also correct for discrepancies between the 
value of inductance used in the controller and the actual value of the circuit filter 
inductance which may change due to temperature and saturation effects. Figure 4-14 
shows the signal flow for the per-phase controller. 
Implementation of the controller is accomplished in the synchronous reference 
frame where sinusoidal quantities become DC quantities. This simplifies the control and 
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Figure 4-14- Per-Phase Controller 
allows the integral action to guarantee zero steady-state error. The synchronous reference 
frame transformation is given by Equation 4-43 [Ref. 10]. 
where 
cos( Be} 







cos(ee + 2;) 





The 'e' superscript denotes the synchronous reference frame. The transformation of a 
balanced set of three-phase voltages is illustrated in Equation 4-45. 
Zero-sequence quantities are zero as expected, and note that for the particular set 
of voltages selected, the commanded d-voltage is also zero. Transformation of control 
quantities into the synchronous frame is straightforward and will not be discussed in any 
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(Eq. 4-45) 
additional detail. The composite controller in the synchronous reference frame is shown 












Ld .e 1 Load -q 
+--- i Load-a q~ 
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ve +--- VLoad-c 
Load -d 
-Vo 0 0 Vo 
Figure 4-15 - Signal Flow for Synchronous Controller 
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To choose gains for the PI controllers the transfer function relating the 
commanded and actual output voltages must be determined. Assuming an RL load, the 
system state equations in the synchronous reference frame are given by 
[~:oad-q]=[-OJeV:oad-d]+ ~ [~:-q]-d [~:oad-q] _ VLoad-d (J) e VLoad-q f l L-d f l Load-d · (Eq. 4-46) 
[11-q] = [-OJei1-d] + _1 [VJ-q] __ 1 [VIoad-q] 'e ·e L ve L ve l L-d (J) e1 L-q f f -d f Load-d 
(Eq. 4-47) 
[:e ] [ ·e ] [Ve ] [·e ] 
l Load-q -(J) e1 Load-d 1 Load-q R Load l Load-q 
= +-- ---
'e •e L e L ·e l Load-d (J) e1 Load-q Load VLoad-d Load l Load-d 
(Eq. 4-48) 
In order to incorporate the dynamics of the PI-compensators, the following additional 
state equations are required 
[~!] = [Vo_- ~Ioad-q] 
XV d Q VLoad-d (Eq. 4-49) 
Equations 4-51 and 4-52 show the synchronous reference frame commanded voltages 
represented in terms of state variables, 
Vj:d = -(KpcmeCr + meL1 Kpv )vo- meL1 K;vxv; + KpcKivxv; + K;cxi; 4_52 
+ m eLJKpvVIoad-q + (1- KpcKpv )VIoad-d- OJ eLti~ad-q + Kpi1oad-d- Kpi1-d (Eq. ) 
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where V 0 is the commanded q-axis voltage vq:· . The actual three-phase source voltages 
from the converter are the control voltages times the PWM gain, in the synchronous 
reference frame this is 
(Eq. 4-53) 
(Eq. 4-54) 
Combining Equations 4-46 through 4-54, the state space representation of the system is 
generated and shown in Equation 4-55. 
From the state space representation of Equation 4-55, it is desired to obtain a 
transfer function relating the commanded voltage to the actual load voltage. With the 
transfer function known, controller gains can be selected to give the system a desired 
stable response. As the transfer function will be of tenth-order, an analytical solution was 
not attempted. Instead, a MATLAB command file was used to obtain transfer functions 
for various gains. The poles of the system could not all be placed by choosing gains, 
since there are only four gains to choose and ten system poles. Actual values examined 
in the analysis are documented in Table 4-3. 
Table 4-3 - Simulation Parameters 
Lr 10.1 mH 
Cr l.OmF 
roe 377 rad/sec 
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The resultant poles and zeros of the transfer function Load-q are presented in Table 4-4. 
Vo 







The response of the system to a 50 volt step change in commanded voltage, V 0 , 
was simulated in MA TLAB using the STEP function and the state space description of 
the system given in Equation 4-55. Figure 4-16 illustrates the MATLAB output ofthe 50 
volt step input. The MATLAB program is shown in Appendix D, pp 166- 167. 
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Figure 4-16- MATLAB Step Response 
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When considering the poles of the transfer function shown in Table 4-4, the 
MATLAB step response does not seem to give the correct response. It would appear that 
the dominant poles would be the set closest to the origin (-0.087±j0.033). If this were the 
case then the settling time for the step response would be much longer than that seen by 
the simulation. To explain the rapid settling time the zeros of the transfer function must 
also be examined. Taking the zeros into account, pole-zero cancellation occurs leaving 
the dominant set of poles as -419±j 1815. The settling time from Figure 4-17 is 
approximately 0.01 seconds. Using the approximation ts = 4·6 , where a is the negative 
(j 
real part of the dominant pole [Ref. 11], the settling time would be ts = 4·6 = 0.011 sec. 
419 
Thus the poles located at -419±j 1815 are the dominant poles for the system. 
To verify that the MATLAB simulation was valid, a detailed simulation of the 
system and controller using ACSL was performed. The simulation (Appendix D, pp 168 
- 171) incorporated the parameter values listed in Table 4-4. A hard-switched converter 
was used in the simulation with a sine-triangle control scheme. The three modulating 
sinusoids for the control scheme are the Va, Vb, and Vc signals illustrated in Figure 4-15. 
A 50 volt step change in commanded voltage was simulated and the results are shown in 
Figure 4-17. 
Comparing Figures 4-16 and 4-17 shows an almost identical response for the step 
change. This validates the MATLAB simulation as an accurate model of the system and 
controller, at least in the linear operating range of the PWM scheme. 
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Figure 4-17- ACSL Step Response 
While investigating the effect of controller gains on system response with the 
MATLAB model, it was noted that larger gains tended to speed up the response. In fact 
system responses in the order of a few microseconds were achieved using very large 
gains. When these same gains were used in the ACSL simulation the results showed very 
erratic and unpredictable outputs. This variation is due to the fact that the state space 
description used in the MA TLAB code assumed that no matter what the commanded 
signal specified by the controller, the inverter could theoretically produce it. Thus, if the 
commanded signal was 50000 volts, that is what the system would produce. In reality the 
system cannot put out a voltage above the source voltage (which was 500 V for the 
simulations). Thus if the control signal became too large saturation occurred which was 
not represented by the MA TLAB model. 
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This problem could be overcome by using a source with a very large value, but 
this is impractical in most realizable systems. Instead the gains were chosen lower so that 
normal transients would not drive the controller into saturation. This gave a predictable 
response to transients. 
Now that the dominant set of poles has been uncovered for the set of gains 
chosen, the effect of different gains must be addressed. Specifically, does changing the 
gains negate the pole-zero cancellation seen earlier and thus shift the dominant poles 
closer to the origin. To investigate this several sets of gains were simulated and the poles 
and zeros created were compared. Results for two different sets of poles are listed in 
Tables 4-5 and 4-6. 
Table 4-5 - Poles and Zeros 







Table 4-6 - Poles and Zeors 
Gains: Kpv=0.1 Kpc=l.75 Kiv=0.01 Kic=0.01 
Poles Zeros 






Inspection of the results shows a pole-zero cancellation for the four poles closest 
to zero for both sets of gains. All of the other sets of gains investigated showed the same 
cancellation. It is therefore not a particular set of gains which cause the four poles closest 
to zero to be canceled, but the system configuration which causes it. 
With the knowledge of pole-zero cancellation, the system response can be better 
optimized. Again using simulation as a tool, several sets of gains were programmed and 
the responses to a step input analyzed. An optimum set of gains was chosen and is 
illustrated in Table 4-7 along with the poles and zeros of the transfer function. 
Table 4-7 - Optimum Poles and Zeros 
Gains- Kpv=O.OS Kpc=IO Kiv-0.05 Kic=O.OS 
Poles Zeros 





The MATLAB generated system response to a 50 volt step increase is depicted in 
Figure 4-18. 
To confirm that the controller did not saturate and that the MA TLAB code gave 
realistic results, an ACSL simulation was performed and the results reported in Figure 4-
19. 
Comparing Figures 4-18 and 4-19 shows an almost identical response with a 
settling time of about 0.009 seconds. With dominant poles of -576.8±i534.8 the 
predicted settling time is 4·6 = ~ = 0.008 seconds, which corresponds well with the 
Ci 576.8 
step response plots. 
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Figure 4-18- MATLAB Step Response with Optimized Gains 
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Figure 4-19- ACSL Step Response with Optimized Gains 
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If a faster response were desired a bang-bang type of control could be derived 
where the system would be driven by either the maximum or minimum control effort 
until the transient was stabilized. 
Normally large step changes in commanded values are not encountered. System 
start-up most likely would be accomplished with manual control or by using a ramp input 
in commanded voltage. This minimizes the importance of a quick response to step 
changes and emphasizes the steady-state control for which the controller was designed. 
With the control issue addressed, investigation of a new modulation technique is 
undertaken with a focus on improving the classical sine-triangle modulation method. 
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V. PRINCIPLES OF SPACE VECTOR CONTROL 
A new method of pulse-width-modulation has been introduced recently in the 
literature [Ref. 14,15]. This chapter explains the basics of this new technique called 
Space Vector Control (SVC). In addition, a simulation showing the feasibility of the 
concept is performed, and finally the advantages and disadvantages are discussed. 
A. DEVELOPMENT OF SPACE VECTOR CONTROL ALGORITHM 
The basic ideas of Space Vector Control have been introduced and discussed in 
the literature [Ref. 16,17]. The following discussion lays out the steps necessary to 
implement a SVC-based algorithm. To realize Space Vector Control for three-phase 
applications, a set of three-phase variables is represented by a single vector. This is 
accomplished by transforming quantities in the a-b-c reference frame into the stationary 
q-d-0 frame. The three phase voltages are denoted by the notation 
[Van ~n Vcn r = v abcn. A transformation matrix is then applied to the voltage vector 
placing it into the desired reference frame [Ref. 1 0]. 
V qdOn = Ks V abcn (Eq. 5-1) 
cose cos(e- 2;) cos(e+ 2;) 
2 
sine ~in(e- 2;) sin(e+ 2;) K =-s 3 (Eq. 5-2) 
1 1 1 
-









For the stationary reference frame, m is zero and e 0 is selected to also equal zero for 
convenience. 
Assuming that the load is balanced the zero sequence voltage, V0n, will be zero. 






Figure 5-1 - q- and d-axis Voltages 
Figure 5-2 illustrates the vector addition of the two instantaneous voltages directed along 
the q- and d-axes. The resultant V* provides a vector representation for the three phase 
voltages, as desired. 
q-axis V* 
d-axis 
Figure 5-2 - Single Vector Representation 
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Since the phase voltages are sinusoids and thus time varying, the transformation 
into the stationary reference frame( (J) = 0 and 80 = 0) will produce a time-varying 
resultant vector as well. If the q-axis is viewed as the imaginary axis and the d-axis the 
real axis, this resultant voltage can be thought of as a phasor representation of the phase 
voltages. By specifying the magnitude and phase angle of a reference phasor, any desired 
set of balanced three-phase voltages can be generated and represented conveniently. The 
space vector method of control uses this reference vector in conjunction with breaking the 
plane into six sectors to establish the rationale for switching the three-phase inverter used 
to synthesize the voltages. 
In a six-switch inverter there are eight possible switch combinations as shown in 
Figure 5-3. Note that electrically State 7 and State 8 are identical, both producing zero 
volts across each phase. 
a Cbl cl 
I II 
Cl I 
I 1'--< I 
Stat~ I Stat~ 2 
1 I I 1 I I 
r-< '--< I r-< '--< '--< I I I I I 
Stat~ 3 Stat~ 4 
1 1 I c lr-< l r-< r-< '--< 
I I I I I I 
Stat~ 5 Slat~ 6 
CC 1'--< I I I r-< r-< I I I I I I 
stat~ 7 stat~ 8 
Figure 5-3 - Eight Possible Switch States for Six-Switch Inverter 
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If it is assumed that the inverter is connected to a balanced three-phase wye-
connected load, the line-to-neutral voltages corresponding to each of the above states are 
summarized in Table 5-1. 
Table 5-l- Phase Voltages 
State# van vbn vcn 
1 2V0 c/3 - Voc/3 - Voc/3 
2 Voc/3 Voc/3 -2V0 c/3 
3 - Voc/3 2 V0 c/3 - Voc/3 
4 -2 V0 c/3 Voc/3 Voc/3 
5 - Voc/3 - Voc/3 2 V0 c/3 
6 Voc/3 -2 V0 c/3 Voc/3 
7 0 0 0 
8 0 0 0 
Transforming the phase voltages corresponding to each state into the stationary 
q-d-0 frame results in the mapping illustrated in Figure 5-4. Note that the magnitude of 








Figure 5-4 - Inverter Voltages in q-d Frame 
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These states divide the plane into six sectors each spanning 60 degrees, as shown 
in Figure 5-5. 
q-axis 
2 6 
Sector! Sector VI 
d-axis 




Figure 5-5 - Sectors in the q-d Plane 
Next, a 'mean' space vector, V, is defined as the weighted average of the line-to-
neutral voltages used during a switching period, expressed as a single vector in the 
stationary q-d-0 frame. A switching period covers the time period it takes to generate the 
average voltage vector. If four separate switch states are used to create V, then the 
period would cover the time required to switch to all four of these states. In SVC 
normally only three separate line-to-neutral voltage combinations are used to generate V . 
These line-to neutral voltages are controlled so that V tracks the desired voltage vector 
V*. The error for one switching period is the mean voltage vector subtracted from the 




error= J(v•- v)dt 
lo 
v• = desired Voltage Vector 
V = actual Voltage Vector 
t0 = beginning of switching period 
t 1 = end of switching period 
(Eq. 5-5) 
This error can be maintained small if the cycle time is as short as possible and the 
ratio of switching frequency to output frequency is large. Both of the previous 
techniques, maintaining a short cycle time and a large switching to output frequency 
ratio, operate to keep V* approximately constant over a switching period. Since V* is 
rotating in the stationary q-d-0 plane at the electrical output frequency, e.g. 60Hz, if the 
switching frequency is sufficiently large, somewhere in the kilohertz range, then V* can 
be assumed constant over one switching period. Keeping V* constant during a switching 
period is desirable because the generation of V will not be attempting to hit a "moving 
target." 
To keep the cycle time short, the three switching states adjacent to the reference 
vector are only used, and these states are used only once each to generate an average 
voltage vector equal to the reference vector. For example, ifV* lies in Sector I then only 
the states adjacent to Sector I (States 1,2,7,8) will be used to generate V. In addition the 
switching frequency is made as large as practical so that the switching period, J: = - 1-
fswitch 
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the sum of the times at States I ,2, 7 and 8, will be small. If the switching frequency were 
selected to be I OkHz then the cycle time would be 1 I:= = O.OOOI sec. 
lOOOOHz 
The switching sequences are arranged in such a way that a transition from one 
state to the next is performed by switching only one inverter leg; this minimizes the · 
switching frequency for each inverter leg. It can be seen in the switching diagram that 
these conditions are met if the inverter legs are switched in a sequence starting at one zero 
state and ending at the other zero state. Thus, both zero states must be used. For 
example, if the reference vector lies in Sector I then the switching sequence would be 
... 8,1,2,7,2,1,8,I,2,7,2 ... Starting at State 8, phase A is switched high to arrive at State 
1. From State I, phase C is switched high to arrive at State 2. To arrive at State 7 phase 
Cis switched high. Note that the switching sequence is 8,1,2,7 ... and not 8,2,1,7 .... This 
is to minimize the number of switchings required. To go from State 8 to State 2 both 
phase A and phase B must be switched; however, to go from State 8 to State 1 only phase 
A must be switched. The times spent at each state are variables to be calculated and are 
used to force the average voltage equal to the desired voltage. This process repeats until 
V* rotates into a new sector. The transition to the next sector is accomplished when the 
sequence is at a zero state, since the zero states are used in every sector. Table 5-2 lists 
the switching sequence to be used for each sector. 
The average voltage generated for one cycle of switching from states 1-2-7 is then 
Vava _ Vstateltstatel + Vs,atezts,atez + Vs,ate7tstate7 
bl-2-7 -
f state! + f state2 + f state7 
(Eq. 5-6) 
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Table 5-2 - Switching Sequence 
Sector Sequence 
I ... 8, 1,2, 7,2, 1,8 ... 
II ... 8,3,2,7,2,3,8 ... 
III ... 8,3,4,7,4,3,8 ... 
IV ... 8,5,4,7,4,5,8 ... 
v ... 8,5,6, 7,6,5,8 ... 
VI ... 8,1,6,7,6,1,8 ... 
Upon determining tstate1 , half of the time will used for State 7 and half of the time will be 
used for State 8. Since these two states are electrically equivalent, the average voltage 
will not be affected. This average voltage value is equal to V, which is approximately 
the desired voltage vector, V*. 
Defining variables as : 
it is clear from Equation 5-6 that 
1 . 
~ = --;:-- = f state! + f state2 + f state7 
J switch 
(Eq. 5-7) 
Describing the space vectors ofFigure 5-6 in rectangular coordinates, [;],the above 
equation becomes: 
t -V t -V = T-V a 2 [1] + 2 [co~ 60. )] 2 [cos(r )] 1 3 De 0 2 3 DC sin(6o·) z 3 DC sin(r) (Eq. 5-8) 







Figure 5-6 - Determination of Switching Times 
Equation 5-8 is solved for t1 and t2, as shown in Equations 5-9 and 5-10. Knowing t1 and 
t2, the zero state time, t7, can be easily found from Equation 5-11. 
sin(6o· -r) 
t =Ta-~-.,.......:... 1 
" sin( 60.) (Eq. 5-9) 
sin(r) 
t - Ta-.,....:.......:'-,-
2 - " sin( 60.) (Eq. 5-10) 
(Eq. 5-11) 
Since the voltage is zero at both State 7 and State 8, it is found to be beneficial in 
terms of symmetry to allocate half of the zero voltage time to State 7 and half to State 8. 
By redefining t7 as T0 (time at zero state) and dividing by two, the desired zero state times 
are generated. Thus, states seven and eight are both at zero for To seconds. This leads to 
2 
the pulse pattern shown in Figure 5-7. Switching in other sectors follows the same 
general rules as in Sector one. 
A situation may arise where the reference vector is so large that it cannot be 



































Figure 5-7 - Voltage Pattern, Sector One 
limiting the control vector to 2/3 of the DC line voltage, if a value larger than this is 
required the q- and d-components of the control must be scaled to achieve a smaller 
magnitude while maintaining the same relative proportions. This is accomplished by 
limiting the value of a= lVI to ~Vvc . Additionally, the time to switch from a zero 
VDC 3 
state to an intermediate state must be considered. A minimum switching time exists, this 
may vary depending on the type of inverter in use. Thus the largest voltage which can be 
generated in one cycle becomes 
B. SIMULATION 
lVI =~V Tz-2TMin. Max 3 DC T. z (Eq. 5-12) 
Simulation of a six-switch inverter controlled by space vector modulation was 
accomplished using Advanced Continuous Simulation Language (ACSL ). An initial 
open-loop simulation without voltage or current feedback shows the feasibility of the 
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control scheme. The circuit used in the simulation is shown in Figure 5-8. The program 
(listed in Appendix E) implements the LC output filter and the resistive load shown in the 
circuit diagram. Values used in the simulation are reported in Table 5-3, and the 
flowchart for the simulation is shown in Figure 5-9. 
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Figure 5-8 - Circuit Diagram for Simulation 
The initial section of the ACSL code sets up the integration algorithm and 
constants for use by the rest of the program. The main body of the program, the 
derivative section, begins by generating a desired three-phase voltage waveform and 
converts it into the stationary q-d-0 frame. Next the sector of operation is determined 
from the q-d-0 voltage values. Switching times are calculated using angles from the 
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Figure 5-9 - Simulation Flowchart 
q-d-0 values, a maximum limit is placed on the switching times by using an if statement 
to limit the magnitude of V (Vbar) to V oc· A minimum switching time is incorporated 
by the use of a bound statement in the generation of the switching times. Schedule 
statements perform the switching by calling appropriate subroutines located in discrete 
blocks at the end of the derivative section. These subroutines generate the appropriate 
output voltages for the switch configuration. The remainder of the derivative section 
transforms the output voltages into q-d-0 quantities, calculates state variables, and then 
transforms quantities back into the a-b-c reference frame. 
Figure 5-l 0 shows the output voltage across a single phase of the load resistance 
and the current output from a single phase of the converter. As expected the current and 
voltage are out of phase and are both sinusoidal. 
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Figure 5-10- Output Voltage and Current- Phase A 
The voltage pattern for two complete switching cycles is shown in Figure 5-11. 
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Figure 5-11- Voltage Pattern- Sector Six 
C. ADVANTAGES OF SPACE VECTOR CONTROL 
With the advent of the microprocessor Space Vector Control (SVC) has become a 
very practical control method to implement. A simple look-up table based on the 
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magnitude, phase angle and sector location of a reference phasor can be used by a 
microprocessor to generate an SVC switching sequence. Traditional sine-triangle 
modulation, where a sinewave is superimposed on a high-frequency triangle wave, is 
much simpler to implement using analog methods than SVC. As most modem 
controllers are microprocessor based, in which case both sine-triangle and SVC are 
implemented using look-up tables, this analog disadvantage of SVC is lost. 
To compare the maximum output amplitudes possible with sine-triangle and SVC 
the modulation indices must be studied. The modulation index for sine-triangle 
modulation, msT, is defined as the fraction of possible maximum pulse width. The line-
to-neutral voltage for sine-triangle modulation in terms of the modulation index is given 
as: 
(Eq. 5-13) 
For SVC the modulation index, msvc, can be obtained by referring to Figure 5-6 as: 
2 
v;_n = msvc 3 Vvc (Eq. 5-14) 
In sine-triangle modulation when the modulation index becomes larger than one the 
overmodulation region is entered. This is normally undesirable since the output 
waveform becomes more distorted and lower order harmonics are generated. 
Comparing Equations 5-13 and 5-14, a relationship between msr and msvc can be 
uncovered. 
4 
msr = -msvc 3 
(Eq. 5-15) 
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Further investigation shows that the largest line-to-line voltage possible without 
distortion for SVC is the DC source voltage Voc· Using Equation 5-14 this gives the 
maximum modulation index for nondistorted waveform from SVC as: 
J3 
msvc =2. (Eq. 5-16) 
Relating this back to sine-triangle modulation gives a modulation index of 
(Eq. 5-17) 
Comparing Equations 5-16 and 5-17 it can be seen that the peak amplitude non-distorted 
waveform which can be generated by SVC is approximately 15% higher than the 
maximum sine-triangle generated waveform. 
When comparing the switching frequency of individual devices using SVC with 
that of sine-triangle modulation, it is noted that for one cycle ofSVC each of the three 
legs of a six-switch converter change state once. So each switch is operated once. 
However for sine-triangle modulation each leg of the converter changes state twice 
during one cycle, so each switch is operated twice. Therefore when comparing 
waveforms generated by each of the modulation techniques this relationship, Equation 5-
18, must be taken into account. 
1 
/switch sine-triangle = 2 hwitch SVC (Eq. 5-18) 
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The previous chapters have dealt entirely with circuit description and system 
simulation. It is desired to test the previous findings on an actual circuit model. This will 
validate the findings and give greater confidence to the simulation results. The next 
chapter focuses on comparing simulated and actual circuit performance under various 
conditions. 
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VI. IMPLEMENTATION AND TESTING OF CONTROL ALGORITHMS 
In order to test the control algorithms a hard-switched inverter was constructed 
using lab components. Control algorithms were realized with a real-time interface system 
consisting of a 486 computer and a Digital Signal Processor (DSP). This system allowed 
the control algorithm to be programmed in SIMULINK, automatically translated into C-
code and then downloaded into the DSP. This chapter includes a brief description of the 
system used for testing, a discussion of the process of implementing control schemes, a 
presentation of test results, and a correlation of the test results with theory. 
A. d-SPACE SYSTEM DESCRIPTION 
The dSPACE (Qigital ~ignal nrocessing ~d £Ontrol ~ngineering) system is a 
technology which allows for real-time processing, analysis and control of digital signals. 
The specific hardware used is the dSPACE-DS 1102 controller board, which is built 
around a TMS320C31 floating point DSP. The DSI102 contains two DSP's. The first is 
the main processor, a TMS320C31, which executes the main user application. The 
second is the TMS320P14 slave-DSP used for many different digital 1/0 functions.[18] 
SIMULINK is normally used to generate the main user application. However, for the 
DSP to be able to read the program it must be in C code. To solve this problem the 
system incorporates an automatic C code generator which converts the MA TLAB code 
generated from SIMULINK into C and downloads it into the main processor. Figure 6-1 
illustrates a flowchart for the dSP ACE system. 
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DS1102 Control Board 
Figure 6-1- dSPACE System Flowchart 
B. SYSTEM USED FOR TESTING 
A hard-switched inverter was constructed using a Transistor Voltage Source 
Inverter manufactured by INVERPOWER Controls Ltd. It consists of six 
transistor/diode pairs arranged for use in three-phase applications as illustrated in Figure 
6-2. Darlington power transistors are used for the switches. Gating signals for the 
transistors are supplied by the output of the d-SP ACE board, which is passed through a 
pulse amplifier module (also built by INVERPOWER) as the d-SPACE output is not 
appropriate to directly drive the six transistors. 
Source power for the circuit was provided by a three-phase rectifier connected to a 
large capacitor bank (a total of30mF). This provided a stable DC voltage. A varic was 
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Figure 6-2- Inverter Arrangement 
connected between the three-phase source and the rectifier. This arrangement allowed the 
DC voltage to be varied form zero to 220 volts. 
A three-phase RL-load was built with standard laboratory equipment. The resistor 
banks used are also manufactured by INVERPOWER and consist of six 116 Q/500 Watt 
resistors which can be easily arranged in series or parallel as required. The inductors 
used are 43.5 mH/10 Amp reactors, built by INVERPOWER, and have taps at 5% 
increments from zero to full inductance. The load used for testing was arranged as a 
three-phase Y -connected load with an open neutral. Hall effect sensors were used to 
provide current feedback. These sensors provide an output current which is Ill 000 th of 
the measured current. By using a load resistor this current was converted to a voltage 
signal, which is more easily handled by the dSP ACE system. The hall effect sensors 
require an external grounded voltage supply. This fact must be considered when 
connecting to the feedback lines to avoid ground loops. 
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C. SIMULINK IMPLEMENTATION OF CONTROL ALGORITHM 
The stationary reference frame current control algorithm discussed in Chapter IV 
was programmed in SIMULINK. Figure 6-3 shows the block diagram for the code. 
Desired Cummts Ks d·aKis 
Controller 
Figure 6-3- SIMULINK Flowchart for Stationary Current Controller 
The Current Sensing block contains the AID conversion of the feedback signals 
from the Hall Effect sensors. Signals from -10 to 10 volts are accepted by the AID 
converter, outside this range the unit saturates. These -10 to 10 volt analog values are 
scaled to a digital signal in the range -1 to 1. As stated before care must be taken to 
ensure that a ground loop does not exist between the feedback signals and the power for 
the DS1102 board. To protect the AID converter from overvoltage two 10 volt zener 
diodes were used to limit the feedback signal to ±10 volts. The PreProcessing block 
scales the current signals so that the digital signal matches the analog value of current 
seen by the circuit and removes any bias in the signal. Digital filtering can be performed 
in this block, if required, by using any one of the built-in SIMULINK filters. One must 
be careful when introducing a filter in that the filter will introduce an amplitude scale and 
phase shift. For this testing a filter was not necessary. In the Desired Currents block the 
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desired sinusoidal a-b-c phase currents are generated and a ramp-up signal is generated 
for use in start-up. The ramp causes a linear increase in the desired signal from 0 to 
100%. For testing, the duration of the ramp-up was 10 seconds. The Ks and Ks-1 blocks 
perform the algebraic transformation into and from the stationary reference frame. Both 
the q- and d-axis controller blocks contain proportional-integral controllers. Limited 
integrators are used to prevent wind-up. The Scale to ±1 block limits the input to the 
PWM to ±1 and also scales the incoming signal so that a maximum commanded value 
corresponds to + 1 input to the PWM block. The PWM unit requires a ±1 signal. A -1 
corresponds to a duty cycle of zero and + 1 to a duty cycle of 1 00%. The unit uses the 
slave DSP chip to generate a modulating signal with a duty cycle specified by the input. 
The frequency of this modulating signal can be set to one of four values; 1.5kHz, 6kHz, 
25kHz or 100kHz. The output is directed through channels 45,46 and 41. These 
channels are electrical connections within the DS 1102 board. By use of a ribbon cable 
connected to the board these signals are brought to an external interface where they can 
be used by the converter. At this point the possibility of a ground loop between the 
external circuit and the DS 1102 board exists also. Some type of isolation amplifier is 
normally used to protect the DSP board. The details of each block are included in 
Appendix F. 
Once the modulation signals were passed out of the DS1102 board a time delay 
was introduced to allow one switch to turn off before the opposite switch was turned on. 
This delay is necessary to prevent both switches being closed simultaneously causing a 
short across the source. This was implemented in hardware using dual input AND and 
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NOR gates (with an RC network on one of the inputs) and LM311 comparators. The 
value of the time delay was approximately 8J.Lsec, this seemed to work well with the 
INVERPOWER switches. 
D. TESTING OF STATIONARY REFERENCE FRAME CONTROLLER 
Values used for testing are shown in Table 6-1. The value of switching frequency 
was selected based upon the limitations of the switches used in the INVERPOWER unit. 
Table 6-1- Testing Parameters 
Lr 42.5mH 
Rload 29 Ohms 
Ki 30 
Kv 2 
(t)e 377 rad/sec 
fswitch 1.5 kHz 
Voc lOOV 
From Chapter IV, it is known that a steady-state error will exist between the 
commanded and actual currents due to the control being performed in the stationary 
reference frame. To predict the error a simulation using the ACSL code for the current 
controller was performed. Figure 6-4 shows one of the phase currents from the 
simulation with a commanded current amplitude of one amp peak (two amps peak-to-
peak). 
As can be seen in Figure 6-4 a substantial steady-state error exists. A phase 
current plot from the hardware, Figure 6-5, verifies this error. 
Figures 6-4 and 6-5 show a very good correlation. The simulation shows a 
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Figure 6-5 - Circuit Output for 1 Amp Commanded Current 
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difference in peak magnitudes can be attributed to the delays in the sensing circuitry and 
other non-idealities which were not modeled by the ACSL simulation. The 1.5 kHz 
harmonic superimposed on the 60 Hz fundamental is attributed to the switching and is 
observed on both waveforms. 
A commanded current amplitude of 1 amp corresponds to synchronous reference 
frame commanded values of i;; = 1.0 and i;; = 0.0. Equations 4-30 through 4-32 
(repeated here as Equations 6-1 through 6-3) can be used to predict the steady-state error. 
(Eq. 6-1) 
(Eq. 6-2) 
K' ( K; L ) K; (R K' ) p --{J)e f -- Load+ p 
(J) e ()) e (Eq. 6-3) 
The values K; and K; in Equations 6-2 and 6-3 include the forward path gains of the 
system including the PWM gain. For the controller as implemented the forward path gain 
is 1/3.5, since this was the value used in the scale to ±1 block, and the PWM gain is the 
DC voltage divided by two. This gives values of28.6 and 428.6 for K; and K;, 
respectively. The steady-state values predicted by Equation 6-1 are found to be 
i;s = 0.4604 and i~ = 0.1018. These currents can be used directly to calculate the stator 
current phasor as 0.472L12S. Thus, the actual current, as predicted by Equations 6-1 
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through 6-3, will be 47% of the magnitude of the commanded current and will be out of 
phase with the commanded current by 12.5 degrees. 
The dSP ACE system has a built in program called TRACE31 W which allows for 
monitoring of internal control signals. Using the TRACE31 W program the values of 
commanded current and sensed current were captured and shown in Figure 6-6. The 
measured current is the signal at the output of the sensing block. The important 
information from the plot is that a phase difference of about 1 0 degrees exists between 
the desired and sensed current. The presence of this phase offset corresponds to the value 
of 12.5 degrees calculated previously, confirming our prediction. The amplitudes of the 
two signals cannot be compared as the sensed current is measured before any processing. 
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Figure 6-6 - Desired and Actual Phase Currents 
The commanded current was raised to 2 amps and the output from the simulation 
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Figure 6-7- ACSL Output for 2 Amp Commanded Current 
Figure 6-8 - Circuit Output for 2 Amp Commanded Current 
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approximately 50% exists. A 1.5 kHz switching harmonic signal can be seen on each of 
the plots. 
E. TESTING OF SYNCHRONOUS REFERENCE FRAME CONTROLLER 
The synchronous reference frame controller was then implemented in SIMULINK 
and merged into the dSP ACE system. Values used for testing the synchronous controller 
are the same as for the stationary controller except that the DC source voltage was raised 
to 150V to maintain operation in the linear range. The SIMULINK block diagram for the 
controller is shown in Figure 6-9. The details of the blocks are included in Appendix F. 
Desired CurrEmts d·aHis Controller 
Figure 6-9 - SIMULINK Flowchart for Synchronous Current Controller 
It was shown in Chapter 4 that a controller in the synchronous reference frame can 
achieve a zero steady-state error. An ACSL simulation was performed with the 
parameters used in testing. The output of the ACSL code (Figure 6-1 0) shows a current 
waveform of one amp peak value for a one amp commanded current and thus a zero 
steady-state error. Actual circuit output for one amp commanded current (Figure 6-11) is 
shown to be in perfect agreement with the ACSL simulation. Figures 6-12 and 6-13 
illustrate the ACSL and circuit output for a commanded current of two amps. 
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Figure 6-10- ACSL Output for 1 Amp Commanded Current 
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Figure 6-12- ACSL Output for 2 Amps Commanded Current 
Figure 6-13 - Circuit Output for 2 Amps Commanded Current 
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In comparing the stationary and synchronous reference frame controllers it is 
obvious that the synchronous controller performs much better with regards to steady-state 
error. Although the steady-state error of the stationary controller can be calculated, and 
therefore corrected for, the error varies with the load. Unless the load is known precisely 
the correction may not be accurate. For this reason the synchronous controller is the 
preferred choice. 
One drawback of the synchronous controller is that it is more computationally 
intensive that the stationary controller. When compiling the control algorithm and 
generating the C-code to be used by the DSP chip a time step and integration algorithm 
must be specified. These are specified as in the SIMULINK environment. The dSP ACE 
system has a limit on how many calculations can be performed per second. As the time 
step specified becomes small this limits the number of computations which can occur 
during each step. Complicated algorithms require more computations than simple ones. 
So as the algorithms become more involved the time step at which they can be run 
becomes larger. When implementing these two control algorithms in the dSPACE using 
the Euler algorithm it was found that the minimum time step for the stationary algorithm 
was .0002 seconds corresponding to a frequency of 5 kHz, and for the synchronous 
algorithm was .0003 sec corresponding to 3.33 kHz. This difference was not significant 
for the test setup used. In addition, if other microprocessor resources are used to 
implement these algorithms they may be much faster and capable of minimizing the 
implementation issues between the two current regulator algorithms. 
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To compare the dynamic responses of the controllers a step change in the 
commanded current from one to two amps was performed. Using the TRACE31 W 
program the commanded and actual q-axis synchronous current were captured. Figures 
6-14 and 6-15 show the stationary and synchronous controller responses. The "noisy" 
signal in the plots represents the actual q-axis values and the other signal is the 
commanded values. The response times of both controllers are comparable; however the 
stationary controller has a large steady-state error as shown previously. Overall the 
synchronous controller outperformed the stationary controller. 
The measured waveforms in Figures 6-14 and 6-15 appear jagged. This is a 
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Figure 6-15- Synchronous Controller Step Response 
F. SPACE VECTOR CONTROL IMPLEMENTATION 
2 
time 
The Space Vector Control modulation technique was not tested, however this 
section includes a brief discussion on how SVC could be implemented using the dSP ACE 
system. 
A SVC-based control algorithm with feedback could be implemented in 
SIMULINK. The same basic set-up of sensing and output channels which were used to 
test the current regulation algorithms could be utilized in a SVC program. The PWM unit 
would be replaced by a Digital to Analog converter, as SVC does not utilize sine-triangle 
PWM. The basic steps in the algorithm would include generating a desired voltage signal 
(assuming a voltage regulator is implemented), generating an actual voltage signal in the 
correct reference frame, comparing the two voltage signals to arrive at a commanded 
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voltage signal, and finally converting this commanded signal into the desired switching 
sequence. 
The slowest part of the algorithm will be in converting the commanded signal into 
the desired output. Since none ofthe slave functions ofthe DS1102 board can be utilized 
for this purpose all of the computations must be performed on the master DSP. This will 
greatly limit the frequency at which a SVC algorithm could be run on dSP ACE. 
An algorithm based on a look-up table would be faster, but it is not readily 
implemented using the dSP ACE system. If an alternate DSP were available for 
programming, a reasonably fast algorithm could be produced. 
This chapter has undertaken the hardware implementation and testing of various 
algorithms on a hard-switched converter. The following chapter investigates the 
operation of an actual ARCP converter. 
105 
106 
VII. ARCP PROTOTYPE UNIT 
A prototype ARCP converter was constructed by the Applied Research 
Laboratory I Penn State University (ARL/PSU). This converter was delivered to the 
Naval Post Graduate School for incorporation into the Power Electronic Building Block 
Network Evaluation Simulator (PEBBNES) which is currently under construction. 
Funding for both the ARL/PSU converter and the PEBBNES is provided from the Naval 
Surface Warfare Center. This chapter discusses the prototype ARCP unit parameters, 
operational characteristics, the proposed controller to be used with the prototype ARCP 
unit, and recommendations for future ARCP evolution. 
A. PHYSICAL DESCRIPTION OF UNIT 
The converter consists of a User Interface (UI) board and three identical Pole 
boards (basically a leg of the inverter as described in Chapter II) mounted on a heat 
sink/base plate made of3/8" aluminum. Overall dimensions ofthe unit are 14" wide, 24" 
deep and approximately 2 W' high[19]. Restrictions were placed on the size to allow 
incorporation into the PEBBNES. Complete specifications for the unit are listed in 
Reference 19. Figure 7-1 shows a photograph of the entire ARCP prototype unit. 
The UI board contains a master control section and an output current detection 
and feedback section for each of the three phases. A 24 volt DC control voltage is 
required by the UI board, as well as by each of the Pole boards. Each Pole board requires 
a DC bus voltage, with a minimum output capacitance of 1100 ~-tF, for power conversion. 
Optical signals are required by the Pole boards to drive the main switches, one control 
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Figure 7-1- ARCP Prototype Unit 
signal for each switch. Figure 7-2 shows a photograph of a single phase ofthe ARCP 
including all of the major connections required. The main and auxiliary switches are 
located below the board, mounted directly onto the heat sink, with the electrical 
connections on the board. 
Figure 7-2- Single Phase of ARCP Prototype 
The controller interface is designed to be electrically isolated from the ARCP unit 
(by use of optical connections) except when the current feedback circuit is connected. 
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For this reason the current feedback circuit is not grounded to any part of the ARCP unit. 
Thus, the ground in the current feedback circuit will be in reference to the controller 
ground. 
The main switches used in the prototype unit are IRCPC50U UltraFast IGBT's 
made by International Rectifier. They have rise and fall times rated at 28 and 45 nsec 
respectively.[20] With switching times so fast the IGBT's allow for very high frequency 
operation. The circuitry necessary to turn on and off the main and auxiliary switches is 
contained entirely on the Pole board. All that is required of the user is to provide 24 volt 
power and an optical signal to the main switches. The boost current level is set at 
approximately one amp for no load and automatically increases to approximately 16 amps 
at full load. The threshold current level is 12 amps. 
B. OPERATION 
Operation of the prototype ARCP closely mimics the ideal circuit operation 
presented in Chapter II. One of the main areas of concern is the circuit behavior during 
commutation between states. Figure 7-3 illustrates the transition from low to high 
voltage state with positive current, this corresponds to a Case 1 condition (diode 
conducting) from Chapter II. The top waveform is the current through the auxiliary 
circuit and the bottom waveform is output voltage of the ARCP measured across the 
lower main switch. 
Figure 7-3 can be compared to the ideal commutation ofFigure 2-10. Load 
current for the conditions shown in Figure7-3 is approximately one amp, the DC supply 
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Figure 7-3- ARCP Commutation from Conducting Diode 
Foil owing the trace of the current waveform, as the value reaches about one amp 
(the load current value) the lower main switch is opened and the circuit begins to 
resonate. As the current reaches its peak value (2.6 amps) the voltage is approximately at 
half of the final value. When the voltage reaches 25 volts the upper main IGBT is turned 
on, at this point the current in the auxiliary circuit is about one amp. This is the same 
value as the load current, since the load current is being supplied by the auxiliary circuit 
at this point. As time progresses the upper IGBT picks up the load and the auxiliary 
current falls to zero, at which point the auxiliary switch is turned off, completing the 
commutation. The major discrepancies between the real and ideal case is the small 
amount of ringing seen at the turn-on of the main IGBT and the turn-off of the auxiliary 
switches. 
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Commutation with the switch initially conducting is illustrated in Figure 7-4, this 
corresponds to a Case 2 commutation. A Case 2 commutation can be found by observing 
the circuit for a transition from upper to lower voltage states with positive load current, 
referenced out of the converter. In the previous condition the upper switch would be 
conducting. Load conditions are the same as before, DC voltage 25 volts and load 
current one amp. The ideal case for the conditions represented in Figure 7-4 is covered in 
Chapter II, Figure 2-16. Case 3 commutation could be examined by increasing the load 
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Figure 7-4- ARCP Commutation from Conducting Switch 
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Single-phase testing of the unit was performed by utilizing the dSP ACE system to 
generate modulating signals and using Hewlett Packard HFBR-1521 optical transmitters 
and HFBR-PNS005 fiber optic cable to interface with the ARCP prototype unit. A delay 
circuit feeding LM311 comparators was used to drive the optical transmitters. The delay 
circuit was required to achieve a 1 J.LSec delay between switching of the main switches (a 
specification required by the prototype unit.) 
Although three-phase testing was not completed, due primarily to delivery delays, 
extension of the testing to include all three phases is straightforward. In particular, it will 
consist of building two additional delay circuits identical to the one used for one-phase 
testing, connecting two additional outputs from the dSP ACE system to drive the 
additional phases, and connecting supply and control power to the additional phases. 
The effects on the current waveforms of changing the ARCP switching frequency 
and of changing the inductance in the RL load may be observed in the following studies. 
With a switching frequency of 1.5kHz, a DC supply voltage of 50 volts, a resistive load 
of 16 Q, and a filter inductance of 11mH, the current, illustrated in Figure 7-5, follows a 
generally sinusoidal shape, but carries quite a bit of switching harmonics. Increasing the 
filter inductance to values of 43.5mH and 86mH while maintaining the switching 
frequency, supply voltage and load resistance constant is illustrated in Figures 7-6 and 7-
7. The larger filter values reduce the harmonics of the output voltage, but the amplitude 
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Figure 7-5- ARCP Open-Loop Resistor Voltage, fswitch=l.5kHz, L=llmH 
Figure 7-6- ARCP Open-Loop Resistor Voltage, fswitch=l.5kHz, L=43.5mH 
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Figure 7-7- ARCP Open-Loop Resistor Voltage, fswitch=1.5~z, L=86mH 
Figures 7-8 and 7-9 show the effect of increasing the switching frequency to 6kHz 
and 25kHz, respectively. The DC input voltage is 50 volts and the load resistance is 160, 
as before. The value of filter inductance is llmH. Comparing the voltage waveforms 
with Figure 7-5, it is apparent that the increased switching frequency reduces the 
harmonic content of the output voltage. However, unlike increasing the filter inductance 
value, higher switching frequencies do not cause a lower amplitude response. 
Figures 7-5 through 7-9 are generated open-loop, closed-loop control algorithms 
(such as those presented in Chapter IV) can also be used to reduce the distortion seen in 
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Figure 7-9- ARCP Open-Loop Resistor Voltage, fswitch=25kHz, L=llmH 
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C. PROPOSED CONTROLLER FOR ARCP 
The Naval Surface Warfare Center has constructed a controller specifically 
designed to interface with the prototype ARCP unit. These control units are limited in 
number and were not available for integration with the ARCP hardware unit. 
The controllers are built around Texas Instrument's TMS320C30 DSP's. On and 
off chip RAM are made available for the DSP's to use in controlling the ARCP. The 
capability to download various control algorithms into the DSP is possible. Currently the 
process of changing control algorithms involves reprogramming EPROM's, but it is 
possible through further development to download a new algorithm directly from a 
computer into the DSP. The controller can become very useful in testing various control 
algorithms as the capability to change control schemes improves. 
Optical output is provided to interface with the ARCP, four optical outputs per 
phase are provided. This allows the controller to command both the main and auxiliary 
switches if desired. Electrical connections for use in current feedback, voltage feedback 
or a combination of current and voltage feedback control schemes are provided. A total 
of 10 feedback connections are possible. Each controller is capable of receiving feedback 
from and providing control to an operating three-phase ARCP. 
Capability to optically interconnect controllers is provided, this may lead to 
parallel ARCP operation or connection of the controller to a master control unit. The 
interconnection of controllers will allow communication between units. Thus, the 
controllers can be part of an intelligence network built into the power system. 
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D. RECOMMENDATIONS FOR FUTURE ARCP DEVELOPMENTS 
Currently the controller used to drive the ARCP must generate signals for the 
upper and lower main switches and ensure that the proper delay between signals is 
achieved. This places an unnecessary burden on the controller. Since the only states 
which the ARCP can be in is with the upper main switch closed, or the lower main switch 
closed, or in a transition between the two previous states; only one signal is needed per-
phase for the ARCP. With one signal, a logical one could represent the upper switch 
closed and a logical zero the lower switch closed. The necessary delays could be built 
into the ARCP unit. This would guarantee a more efficient commutation process for the 
ARCP since the switching points could be located very close to the optimum times. In 
addition the timing problem between the ARCP and the controller would be eliminated, 
and computation time used by the controller to generate two separate signals with delays 
could be used to perform other tasks. The effect of having one control signal per phase 
would have the effect of decentralizing the intelligence in the power network, allowing 
the system to operate more independently and efficiently. 
The ability to change the boost and threshold current levels would allow the 
ARCP's to be 'tuned' to a specific load condition. This should be made an option so that 
the ARCP could operate in a default level to cover all operational conditions. 
A physical improvement which would improve the operability of the ARCP 
would be to provide optical feedback to the controller vice electrical feedback. Electrical 
connections typically pick up noise, especially in an high EMI environment such as 
would be encountered by a power converter. Optical feedback lines would allow the 
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controller to be moved farther from the ARCP unit away from EMI, and thus improving 
performance. In addition having no common electrical connections between the 
controller and the ARCP would eliminate the possibility of a fault at the ARCP affecting 
the controller, or vice versa. 
Providing some type of LC filter at the output of the ARCP would allow for 
'clean' power to be provided to all loads. With a high switching frequency, the filter 
components would not have to be large, and may not be needed at all. However, 
providing them at the ARCP output may eliminate the need for each load connected to 
the ARCP to provide its own filtering. 
If a filter were connected to the ARCP, additional feedback signals for inductor 
current and output capacitor voltage should be provided to the controller using optical 
hardware. This would allow the voltage feedback with inner current control loop 
algorithm discussed in Chapter IV to be easily implemented. 
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VIII. CONCLUSIONS 
The Auxiliary Resonant Commutated Pole Converter provides a practical 
architecture for use as a power converter in shipboard applications. The savings provided 
by increased efficiency outweigh the cost of the added complexity of ARCP converters 
when compared to hard-switched converters. This savings becomes more pronounced 
when considering very high-frequency switching converters, since the switching losses of 
conventional hard-switched converters increase proportionally with switching frequency. 
It was shown, through detailed simulation, that for evaluation of control 
algorithms the ARCP could be modeled as a hard-switched converter. Although losses in 
a hard switched inverter are higher, the behaviors of the ARCP and hard-switched 
converter are very similar on a macroscopic scale. This allowed the evaluation and 
design of control algorithms using simplified hard-switched converter models, reducing 
the development time. 
Several control algorithms were investigated through simulation and reduced-
scale circuit modeling. The major conclusion from the study of these algorithms is that 
when controlling time-varying quantities, such as sinusoidal voltages and currents, the 
steady-state response of the controllers have a zero error when the control is performed in 
a reference frame where the controlled quantities are DC values. For the cases studied, 
the synchronous reference frame provided DC quantities to be controlled. Although 
slightly more computationally intensive, control in the synchronous reference frame is the 
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preferred method when dealing with control algorithms implemented using Digital Signal 
Processors. 
In Chapter V a new type of pulse-width-modulation technique, Space Vector 
Control (SVC), was investigated and simulated. Several advantages of SVC over sine-
triangle modulation were pointed out; most significant is the capability of the SVC 
algorithm to realize a waveform 15% larger than the sine-triangle control without going 
into overmodulation. No hardware testing was performed using this modulation 
technique. It is recommended that a study be performed, using either an ARCP or hard-
switched converter, which compares traditional sine-triangle modulation with SVC 
modulation. An efficient implementation of the SVC algorithm may prove to be the one 
drawback of Space Vector Control which makes it challenging for use in a DSP-based 
controller. 
The ARCP prototype unit discussed in Chapter VII provides an excellent tool for 
evaluating the ARCP interaction in a shipboard DC power distribution network. With 
some modifications for power connection and control input this unit can be incorporated 
into the Power Electronics Building Block Network Evaluation Simulator (PEBBNES) 
currently under construction at the Naval Postgraduate School. 
Recommendations for improvements to the ARCP prototype unit, given in 
Chapter VII, focus on simplifying the control interface (recommending all fiber optic 
connections for control and feedback) and freeing computation time on the controller 
(recommending only one control signal for each phase.) 
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APPENDIX A. LAPLACE TRANSFORM SOLUTION OF ARCP RESONANT 
STATE DYNAMICS 
This appendix develops the equations for the resonant phase of commutation for 
the ARCP converter. LaPlace transforms are used to arrive at a solution. Figure A-1 
shows the equivalent circuit for the analysis. The filter inductor is considered a constant 











Figure A-1- Equivalent Circuit during Resonant Phase 
Loop Equations 








Loop 1 becomes 
(Eq. A-4) 
Loop 2 becomes 
(Eq. A-5) 








And Equation A-10 results 
vdc dir V --+L -=0 
out 2 r dt (Eq. A-10) 
Node Equation 
Summing currents at the node between Vc1 and Vc2 
. . . Cr dVc1 Cr dVC2 I -I -I +-------=0 2 I L 2 dt 2 dt (Eq. A-ll) 
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Substituting the expression for ir from Equation A-3 
(Eq. A-12) 
Simplifying gives Equation A-13 
S:_(d(Vdc- Vour) _ dVourJ + i _ i = O 
2 dt dt r L 
-C dVout +i -i = 0 
r dt r L (Eq. A-13) 
LaPlace Transform Solution 
The initial Conditions assuming commutation from low to high voltage with diode D2 
conducting are given by 
(Eq. A-14) 
(Eq. A-15) 
Taking the LaPlace transform of Equation A-10 yields 
(Eq. A-16) 
Substituting in the initial conditions results in 
(Eq. A-17) 
Taking the LaPlace transform of Equation A-13 gives 
(Eq. A-18) 
Substituting in the initial conditions results in 
(Eq. A-19) 
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Solving for Vout 
Solving Equation A-19 for Ir (s) 
(Eq. A-20) 
Substituting into Equation A-17 
(Eq. A-21) 
Simplifying Equation A-21 
L,iboost 
1 + L,C,s2 
(Eq. A-22) 
Taking the inverse LaPlace transform 




Solving for Ir 
Solving Equation A-17 for Vout 
(Eq. A-25) 
Substituting Equation A-25 into Equation A-19 
(Eq. A-26) 
Simplifying Equation A-26 
(Eq. A-27) 
Taking the inverse LaPlace transform yields an expression for the resonant current 
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Substitutingco0 g, Equation A-28 may be rewritten as 
Combining terms results in Equation A-30 
(Eq. A-30) 
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APPENDIX B. ACSL SIMULATION PROGRAMS 
A. SINGLE-PHASE HARD SWITCHED INVERTER SIMULATION 
PROGRAM 
INITIAL 
"-----This Program simulates operation of a hard switched inverter with 
" sine-triangle PWM. Ideal switching and components are assumed. 




" DC Voltage = 500 Volts 
" Switching Frequency = 6KHz 
" Output Frequency = 60Hz 
MAXTERV AL maxt = 1.0e-8 
MINTERV AL mint = 1.0e-12 
CINTERV AL cint = 1.0e-7 
ALGORITHM ialg = 5 
NSTEPS nstp = 1 







CONSTANT ftriang = 6000.0 
CONSTANT Vtripk = 10.0 
Ttri = 1.0/ftriang 
Tover2 = Ttri/2.0 




END ! "ofinitial" 
DYNAMIC 




!"maximum integration step size " 
!"min time step: for var ~tep algorithm" 
!"data communication interval " 
!"integration algorithm--R.K. 4th " 
!"stop point for integration " 
!"filter (output) inductance " 
!"filter (output) capacitance " 
! "DC source voltage " 
! "load resistance " 
! "initial load current " 
! "initial load voltage " 
! "reference triangle frequency " 
!"reference triangle peak value " 
!"reference triangle period " 
!"reference triangle half period " 
! "reference triangle slope " 
!"radian frequency of control sinusiod" 










Vsin = 5.0*cos(we*t) 
SCHEDULE hi.XN.(Vtri- Vsin) 
SCHEDULE lo.XP.(Vtri- Vsin) 




"----calculate state variables" 
VLoad=integ(p VLoad, VLoadic) 
iL=integ(piL,iLic) 
END ! "of derivative" 
DISCRETE hi 
Vout=Vdc 
END ! "of discrete" 
DISCRETE lo 
Vout=O.O 
END ! "of discrete" 
END ! "ofdynamic" 
END ! "of program" 
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! "form ref triangle It 
!"control sinusiod " 
!"switch to HI state " 
!"switch to LO state " 
B. SINGLE-PHASE ARCP S/MULA T/ON 
PROGRAM 
INITIAL 
"-----This Program simulates operation of the Auxiliary Resonant " 
" Commutated Pole (ARCP) converter. Ideal switching and-components" 
" are assumed. Load consists of an LC filter with a resistive load. " 
" Resonant Frequency = 250KHz " 
" DC Voltage= 500 Volts " 
" Switching Frequency= 6KHz " 
" Output Frequency = 60 Hz " 
MAXTERV AL maxt = 1.0e-8 
MINTERV AL mint = 1.0e-12 
CINTERVAL cint = l.Oe-7 
ALGORITHM ialg = 5 
NSTEPS nstp = 1 
CONSTANT tstop = 0.03 
! "maximum integration step size " 
!"min time step:for var step algorithm" 
!"data communication interval " 
!"integration algorithm--R.K. 4th " 
!"stop point for integrati9n II 
LOGICAL S 1 ,S2,A 1 ,A2,state 1 ,state2,state3 ,state4 ,stateS ,state6 
S1=.false. !"status of upper main switch, switch #1 II 
S2=.true. !"status of lower main switch, switch #2 II 
A1=.false. ! "status of auxiliary switch # 1 II 
A2=.false. ! "status of auxiliary switch #2 II 
state 1 =.false. ! "transition Lo to Hi, IL pos II 
state2= .false. ! "transition Hi to Lo, IL pos and > Ithres II 
state3= .false. !"transition Hi to Lo, IL pos and< Ithres II 
state4=.false. !"transition Lo to Hi, IL neg and< Ithres II 
stateS= .false. ! "transition Hi to Lo, IL neg II 












! "resonant inductance " 
!"resonant cap (total both switches) " 
!"filter (output) inductance " 
!"filter (output) capacitance " 
! "load resistance " 
! "DC source voltage " 
! "initial load current " 
! "initial output voltage " 
!"initial load voltage " 
! "initial auxiliary circuit current " 
! "boost current reqd before switching" 
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! "threshold current " CONSTANT ithreshold= 18 
wo=l.O/(sqrt(Lr*Cr)) 
CONSTANT ftriang = 6000.0 
CONSTANT Vtripk = 10.0 
Ttri = 1.0/ftriang 
! "resonant radian frequency " 
! "reference triangle frequency " 
! "reference triangle peak value " 
! "reference triangle period " 
Tover2 = Ttri/2.0 ! "reference triangle half period " 
slope = 4.0*Vtripk*ftriang 
we=60.0*2.0*3 .14159265 
! "reference triangle slope " 
!"radian frequency of control sinusiod" 
END ! "ofinitial" 
DYNAMIC 









!"form ref triangle 
!"control sinusiod 




Vsin = 5.0*cos(we*t) 
SCHEDULE hi.XN.(Vtri- Vsin) 
SCHEDULE lo.XP.(Vtri- Vsin) ! "switch to LO state " 
"----schedule switching points of specific components" 
SCHEDULE S1on.XP.Vout-Vdc !"S1 on 
SCHEDULE S 1 offS2.XN.ir+iboostswitch ! "S 1 off State2 
SCHEDULE S1offS5.XN.(iboostswitch-iL+ir) !"S1 offState5 
SCHEDULE S2on.XN.Vout !"S2 on 
SCHEDULE S2offS1.XN.(iboostswitch+iL-ir) !"S2 offState1 
SCHEDULE S2offS4.XP.ir-iboostswitch !"S2 offState4 
SCHEDULE A1off.XP.ir !"A1 off 
SCHEDULE A2off.XN.ir !"A2 off 
"----determine characteristic equations for switch configuration" 
IF(.not.(S 1.or.S2).and.(A1.or.A2)) THEN 
p Vout=(ir-iL )/Cr 






























"----calculate state variables" 







END ! "of derivative" 

























END ! "of discrete" 
"----determine which switches are closed" 




state 1 =.false. 
state4= .false. 
state6= .false. 
END ! "of discrete" 

















END ! "of discrete" 
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END ! "of discrete" 
END ! "of dynamic" 
END ! "ofprogram" 
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C. THREE-PHASE HARD-SWITCHED INVERTER SIMULATION 
PROGRAM 
INITIAL 
"-----This Program simulates operation of a 3-Phase hard switched inverter" 
" with sine-triangle PWM. Ideal switching and components are assumed" 
" Load consists of an LC filter with a resistive load. " 
" DC Voltage 500 Volts " 
" Switching Frequency = 6kHz " 
" Output Frequency = 60Hz " 
MAXTERV AL maxt = l.Oe-8 
MINTERVAL mint= l.Oe-12 
CINTERV AL cint = 1.0e-7 
ALGORITHM ialg = 5 
NSTEPS nstp = 1 





CONSTANT ftriang = 6000.0 
CONSTANT Vtripk = 10.0 
Ttri = 1.0/ftriang 
Tover2 = Ttri/2.0 









CONSTANT V qssLic=200.0 
CONSTANT V dssLic=O.O 
! "maximum integration step size " 
!"min time step:for var step algorithm" 
! "data communication interval " 
!"integration algorithm--R.K. 4th " 
!"stop point for integration " 
!"filter (output) inductance " 
! "filter (output) capacit~ce " 
! "DC source voltage " 
! "load resistance " 
! "reference triangle frequency " 
! "reference triangle peak value " 
! "reference triangle period " 
! "reference triangle half period " 
! "reference triangle slope " 
! "radian frequency of control sinusiod" 
!"120 degrees in radians " 
! "initial q axis current " 
! "initial d axis current " 







END ! "of initial" 
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DYNAMIC 
TERMT (t .GE. (tstop-0.5*cint)) 
DERIVATIVE 
"----sine-triangle modulation" 






V sina =A *cos(we*t) 
SCHEDULE hia.XN.(Vtri- Vsina) 
SCHEDULE loaJCP.(Vtri- Vsina) 
Vsinb = A*cos(we*t-pi2o3) 
SCHEDULE hib.XN.(Vtri- Vsinb) 
SCHEDULE lob.XP.(Vtri- Vsinb) 
Vsinc =A *cos(we*t+pi2o3) 
SCHEDULE hic.XN.(Vtri- Vsinc) 
SCHEDULE loc.XP.(Vtri- Vsinc) 
"----calculate line voltages" 
Vas=(2.0/3.0)*Vag- (l.0/3.0)*(Vbg + Vcg) 
Vbs=(2.0/3.0)*Vbg- (l.0/3.0)*(Vag + Vcg) 
Vcs=(2.0/3.0)*Vcg- (l.0/3.0)*(Vag + Vbg) 
"----transform to stationary reference frame" 
V qss=(2.0/3.0)*(Vas-0.5*Vbs-0.5*V cs) 
V dss=( sqrt(3. 0)/3 .0)*(-Vbs+ V cs) 
"----find current derivatives in stationary frame" 
piqss=(V q ss-V qssL )/Lf 
pidss=(V dss-V dssL )/Lf 
!"form ref triangle " 
!"control sinusiod " 
!"switch A to HI state" 
!"switch A to LO state" 
!"control sinusoid " 
! "switch B to HI state " 
!"switch B to LO state" 
!"control.sinusiod " 
! "switch C to HI state " 
!"switch C to LO state" 
"----find load voltage derivatives in stationary frame" 
p V qssL=(iqss-(V qssL!Rload))/Cf 
p V dssL=(idss-(V dssL!Rload))/Cf 




"----calculate stationary voltages" 
VqssL=integ(pVqssL,VqssLic) 
V dssL=integ(p V dssL, V dssLic) 










END ! "of derivative" 
DISCRETE hia 
Vag=Vdc 
END ! "of discrete" 
DISCRETE loa 
Vag=O.O 
END ! "of discrete" 
DISCRETE hib 
Vbg=Vdc 
END ! "of discrete" 
DISCRETE lob 
Vbg=O.O 
END ! "of discrete" 
DISCRETE hie 
Vcg=Vdc 
END ! "of discrete" 
DISCRETE loc 
Vcg=O.O 
END ! "of discrete" 
END ! "ofdynamic" 
END ! "ofprogram" 
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D. TRHEE-PHASE ARCP SIMULATION 
PROGRAM 
INITIAL 
"-----This Program simulates operation of the Three Phase Auxiliary 
" Resonant Comutated Pole (ARCP) converter. 
" Ideal switching and components are assumed 
" Resonant Frequency = 250KHz 
" DC Voltage= 500 Volts 
" Switching Frequency = 6KHz 








MAXTERVAL maxt= l.Oe-8 
MINTERV AL mint = l.Oe-12 
CINTERVAL cint = l.Oe-7 
ALGORITHM ialg = 5 
NSTEPS nstp = 1 
CONSTANT tstop = 0.00003 
! "maximum integration step size " 
! "min time step: for var step algorithm" 
!"data communication interval " 
!"integration algorithm--R.K. 4th " 
!"stop point for integrati9n II 
LOGICAL S 1 a,S2a,Al a,A2a,state 1 a,state2a,state3a,state4a,state5a,state6a 
Sla=.false. ! "status of upper main switch, switch # 1 II S2a=.true. ! "status of lower main switch, switch #2 II Ala=.false. ! "status of auxiliary switch # 1 II 
A2a=.false. ! "status of auxiliary switch #2 II 
state 1 a= .false. ! "transition Lo to Hi, IL pos II 
state2a= .false. !"transition Hi to Lo, IL pos and> Ithres II 
state3a=.false. ! "transition Hi to Lo, IL pos and < Ithres II 
state4a= .false. ! "transition Lo to Hi, IL neg and < Ithres II 
state5 a= .false. !"transition Hi to Lo, IL neg, II 
state6a=.false. !"transition Lo to Hi, IL neg and> Ithres II 
LOGICAL S 1 b,S2b,A 1 b,A2b,state 1 b,state2b,state3b,state4b,state5b,state6b 
S 1 b=.false. !"status of upper main switch, switch #1 II S2b=.true. !"status of lower main switch, switch #2 II AI b=.false. ! "status of auxiliary switch # 1 II 
A2b= .false. ! "status of auxiliary switch #2 II 
state 1 b= .false. ! "transition Lo to Hi, IL pos II 
state2b= .false. ! "transition Hi to Lo, IL pos and > Ithres II 






! "transition Lo to Hi, IL neg and < Ithres 
! "transition Hi to Lo, IL neg 
" 
" 
! "transition Lo to Hi, IL neg and > Ithres " 
LOGICAL S 1 c,S2c,A1 c,A2c,state 1 c,state2c,state3c,state4c,state5c,state6c 
S1c=.false. ! "status of upper main switch, switch # 1 " 
S2c=.true. !"status of lower main switch, switch #2 " 
A1c=.false. !"status of auxiliary switch #1 " 
A2c=.false. !"status of auxiliary switch #2 " 
state1c=.false. ! "transition Lo to Hi, IL pos " 
state2c= .false. ! "transition Hi to Lo, IL pos and > Ithres " 
state3c=.false. !"transition Hi to Lo, IL pos and< Ithres " 
state4c= .false. ! "transition Lo to Hi, IL neg and < Ithres " 
state5c= .false. ! "transition Hi to Lo, IL neg " 















CONSTANT iboostswitch=S .0 
CONSTANT ithreshold= 18 
CONSTANT ftriang = 6000.0 
CONSTANT Vtripk = 10.0 
Ttri = 1.0/ftriang 
Tover2 = Ttri/2.0 





ilb=-0. S*iq ssic-idssic*sqrt(3 .0)/2.0 
ilc=-0.5*iqssic+idssic*sqrt(3.0)/2.0 
CONSTANT VqssLic=200.0 
! "resonant inductance " 
!"resonant cap (total both switches) " 
!"filter (output) inductance " 
!"filter (output) capacitace " 
! "load resistance " 
! "DC source voltage " 
!"initial q axis current " 
!"initial d axis current " 
! "initial output current " 
!"initial output current " 
! "initial output current " 
!"initial auxiliary circuit current " 
! "initial auxiliary circuit current " 
!"initial auxiliary circuit current " 
! "boost current reqd before switching" 
! "threshold current " 
! "reference triangle frequency " 
!"reference triangle peak value " 
!"reference triangle period " 
!"reference triangle half period " 
! "reference triangle slope " 
! "radian frequency of control sinusiod" 
! "120 degrees in radians " 
!"control voltage magnitude " 
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CONSTANT V dssLic=O.O 
VLa=VqssL 
VLb=-O.S*V qssLic-(sqrt(3.0)/2.0)*V dssLic 
VLc=-O.S*V qssLic+(sqrt(3.0)/2.0)*V dssLic 
END ! "ofinitial" 
DYNAMIC 









Vsina =A *cos(we*t) 
SCHEDULE hiaJCN.(Vtri- Vsina) 
SCHEDULE loa.XP.(Vtri- Vsina) 
Vsinb =A *cos(we*t-pi2o3) 
SCHEDULE hib.XN.(Vtri- Vsinb) 
SCHEDULE lob.XP.(Vtri- Vsinb) 
Vsinc = A*cos(we*t+pi2o3) 
SCHEDULE hic.XN.(Vtri- Vsinc) 
SCHEDULE loc.XP.(Vtri- Vsinc) 
!"form ref triangle " 
!"control sinusioid " 
!"switch A to HI state " 
!"switch A to LO state" 
!"control sinusoid " 
!"switch B to HI state " 
!"switch B to LO state" 
!"control sinusiod " 
!"switch C to HI state " 
!"switch C to LO state" 
"----schedule switching points of specific components for Phase A " 
SCHEDULE S1aon.XP.Vag-Vdc !"S1 on 
" 
SCHEDULE S1aoffXN.switcha !"S1 off 
" 
SCHEDULE S2aon.XN.Vag !"S2 on 
" 
SCHEDULE S2aoff.XN.switcha !"S2 off 
" 
SCHEDULE A1aoff.XP.ira !"A1 off 
" 
SCHEDULE A2aoff.XN.ira !"A2 off 
" 
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"----schedule switching points of specific components for Phase B " 
SCHEDULE Slbon.XP.Vbg-Vdc !"Sl on 
SCHEDULE Slboff.XN.switchb !"Sl off 
SCHEDULE S2bon.XN.Vbg !"S2 on 
SCHEDULE S2boff.XN.switchb !"S2 off 
SCHEDULE Alboff.XP.irb !"Al off 
SCHEDULE A2boff.XN.irb !"A2 off 
"----schedule switching points of specific components for Phase C " 
SCHEDULE Slcon.XP.Vcg-Vdc !"Sl on 
SCHEDULE Slcoff.XN.switchc !"Sl off 
SCHEDULE S2con.XN.Vcg !"S2 on 
SCHEDULE S2coff.:XN.switchc !"S2 off 
SCHEDULE Alcoff.XP.irc !"AI off 
SCHEDULE A2coff.XN.irc !"A2 off 
"----generate control for main switches 
switcha=(ira+iboostswitch)*state2a + (iboostswitch-iLa+ira)*state5a + & 
(iboostswitch+iLa-ira)*statela- (ira-iboostswitch)*state4a 
switchb=(irb+iboostswitch)*state2b + (iboostswitch-iLb+irb )*state5b + & 
(iboostswitch+iLb-irb )*statel b - (irb-iboostswitch)*state4b 
switchc=(irc+iboostswitch)*state2c + (iboostswitch-iLc+irc)*state5c + & 
(iboostswitch+iLc-irc)*statelc- (irc-iboostswitch)*state4c 
"----determine characteristic equations for switch configuration phase A" 
IF(.not.(Sla.or.S2a).and.((Ala.or.A2a))) THEN 
pVag=(ira-iLa)/Cr 










"----calculate diode and switch currents" 
IF(Sla.and.((iLa-ira).GT.O.O)) THEN 























"----determine characteristic equations for switch configuration phase B" 
IF(.not.(S 1 b.or.S2b ).and.((A1 b.or.A2b ))) THEN 
p Vbg=(irb-iLb )/Cr 










"----calculate diode and switch currents" 
IF(S 1 b.and.((iLb-irb ).GT.O.O)) THEN 









"----determine characteristic equations for switch configuration phase C" 
IF(.not.(Slc.or.S2c).and.((Alc.or.A2c))) THEN 
p V cg=(irc-iLc )/Cr 






IF ((A1c.or.A2c)) THEN 




"----calculate diode and switch currents" 
IF(S 1 c.and.((iLc-irc ).GT.O.O)) THEN 
iS 1 c=iLc-irc 
ELSE 







"----calculate state variables phase A" 
Vag=integ(p Vag, Vagic) 
ira=integ(pira,iraic) 
"----calculate state variables phase B" 
Vbg=integ(p Vbg,Vbgic) 
irb=integ(pirb,irbic) 
"----calculate state variables phase C" 
V cg=integ(p V cg, V cgic) 
irc=integ(pirc,ircic) 
"----calculate line voltages" 
Vas=(2.0/3.0)*Vag- (1.0/3.0)*(Vbg + Vcg) 
Vbs=(2.0/3.0)*Vbg- (l.0/3.0)*(Vag + Vcg) 
Vcs=(2.0/3.0)*Vcg- (l.0/3.0)*(Vag + Vbg) 
"----transform to stationary reference frame" 
Vqss=(2.0/3.0)*(Vas-0.5*Vbs-0.5*Vcs) 
Vdss=(sqrt(3.0)/3.0)*(-Vbs+Vcs) 
"----find current derivatives in stationary frame" 
piqss=(V qss-V qssL )/Lf 
pidss=(V dss-V dssL )/Lf 
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"----find load voltage derivatives in stationary frame" 
p V qssL=(iqss-(V qssL/Rload) )/Cf 
p V dssL=(idss-(V dssL/Rload) )/Cf 
"----calculate stationary currents" 
iqss=integ(piqss,iqssic) 
idss=integ(pidss,idssic) 
"----calculate stationary voltages" 
V qssL=integ(p V qssL,V qssLic) 
V dssL=integ(p V dssL, V dssLic) 





VLb=-0.5*V qssL-(sqrt(3.0)/2.0)*V dssL 
VLc=-0.5*V qssL+(sqrt(3.0)/2.0)*V dssL 




END ! "of derivative" 
"----determine state of phase A during switching interval" 
DISCRETE loa 
IF(iLa.L T.O.O) THEN 
state5a=.true. 
A1a=.true. 





S 1 a= .false. 
END IF 













END ! "of discrete" 
"----determine state of phase B during switching interval" 
DISCRETE lob 
IF(iLb.L T.O.O) THEN 
state5b=.true. 
A1b=.true. 





S 1 b=.false. 
END IF 












END ! "of discrete" 
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END ! "of discrete" 
DISCRETE hie 
IF(iLc.GT.O.O) THEN 
state 1 c=. true. 
A2c=.true. 







END ! "of discrete" 





state 1 a= .false. 
state4a= .false. 
state6a= .false. 
END ! "of discrete" 
DISCRETE S1aoff 
S 1 a= .false. 








stateS a= .false. 
END ! "of discrete" 
DISCRETE S2aoff 
S2a=.false. 










END ! "of discrete" 








END ! "of discrete" 
DISCRETE S 1 hoff 
S 1 b=.false. 












END ! "of discrete" 









END ! "of discrete" 





state I c= .false. 
state4c= .false. 
state6c= .false. 
END ! "of discrete" 
DISCRETE Sicoff 
Slc=.false. 








END ! "of discrete" 
DISCRETE S2coff 
S2c=.false. 











END ! "of discrete" 
END ! "ofdynamic" 
END ! "ofprogram" 
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APPENDIX C. TOTAL HARMONIC DISTORTION CALCULATION 
When evaluating total harmonic distortion it is assumed that the fundamental 
frequency is known. Although it is not absolutely necessary to know the fundamental 
frequency a priori, it must at least be estimated to perform the calculation. Since the 
estimation can become extremely complicated our assumption simplifies the task. 
Total harmonic distortion is defined as 
(Eq. C-1) 
where V indicates an RMS voltage, and h indicates the order of the harmonic. 
To evaluate the harmonic components the principle of orthogonal functions will 
be used. The following discussion shows the development of the procedure. 
Initially the quantity in question, in this case voltage, is defined in Equation C-2. 
00 
Vs = LVnsin(na>0t+Bn) (Eq. C-2) 
n=1,3,5, ... 
Using a trigonometric expansion Equation C-2 becomes 
vs = fvn[sin(nw 0t)cosen +co~na> 0t)sinBn] (Eq. C-3) 
n=l,3,5, ... 
Multiplying vs by sin(mw 0t) and integrating over a fundamental period, the function C 
is obtained 
2T 




Substituting Equation C-3 into Equation C-4, Equation C-5 is obtained where C1 and C 2 
are given by Equations C-6 and C-7. 
T 
C1 = fsin(nm 0t)cosBn sin(mm 0t)dt = 0 for m * n 
0 
T 
C2 = fco~nm 0t)cosBn sin(mm0t)dt = 0 for all m and n 
0 
Reducing Equation C-5, Equation C-8 is obtained 






The same procedure is repeated again, except v s is initially multiplied by 
co~mm0t), this will produce a sine function result. The results are summarized as 
T 
S1 = fsin(nm 0t)cosBn cos(mm 0t)dt = 0 for all m and n 
0 
T 









With both the sine and cosine functions available, the magnitude of the nth harmonic, Vn , 
and the respective phase angle, Bn , can be evaluated using Equations C-16 and C-17. 
(Eq. C-16) 
(Eq. C-17) 
The procedure is shown graphically in Figure C-1. 
I s ()2 ~ X 
coJ(nw0t) 
~ tan12. 
--en ~ -v -----+ c 
sin(nw0t) + ! 
L..-..;. X I c ()2 
Figure C-1- Harmonic Analyzer 
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APPENDIX D. CONTROLLER SIMULATION PROGRAMS 
A. MATLAB SIMULATION FOR VOLTAGE FEEDBACK CONTROLLER 
% This program simulates a stationary voltage feedback controller in the synchronous 
% reference frame. A step response is generated and the poles and zeros of the transfer 
% function along with the steady state matrix are output. 
Kp=7 % Proportional Gain 
Ki=50 % Integral Gain 
U=50; % Step Response Magnitude 
t=linspace(0,.03,20000); 





%% System Matrices %% 
A=[-1/(Cfl'Rload) -we 1/Cf 0 0 0 
we -1/(Cfl'Rload) 0 1/Cf 0 0 
-(Kp+ 1 )/Lf 0 0 -we Ki/Lf 0 
0 -(Kp+ 1 )/Lf we 0 0 Ki/Lf 
-1 0 0 0 0 -we 
0 -1 0 0 we 0]; 
B=[l 0 Kp/Lf 0 0 0;0 1 0 Kp/Lf 0 0]'; 
C=U*[l 0 0 0 0 0]; 
D=[O 0]; 
%% Poles and Zeros of Transfer Function %% 
[num,den]=ss2tf(A,B,C,D,1); 
R =roots( den) 
P=roots( num) 
%% Steady State Matrix %% 
SS=-[1 0 0 0 0 0;0 1 0 0 0 O]*inv(A)*B 
%% Step Response Output %% 
step(A,B,C,D,1,t),title('MATLAB Step Response') 
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B. ACSL SIMULATION FOR VOLTAGE FEEDBACK CONTROLLER 
PROGRAM 
INITIAL 
" This Program simulates operation of a 3-Phase hard switched inverter " 
" with sine-triangle PWM. Ideal switching and components are assumed " 
" Load consists of an LC filter with a resistive load. " 
" DC Voltage 500 Volts " 
" Switching Frequency = 6kHz Output Frequency = 60Hz " 
MAXTERV AL maxt = 1.0e-8 ! "maximum integration step size " 
MINTERV AL mint= l.Oe-12 !"min time step:for var step algorithm" 
CINTERV AL cint = 1.0e-7 ! "data communication interval " 
ALGORITHM ialg = 5 !"integration algorithm--R.K. 4th " 
NSTEPS nstp = 1 
CONSTANT tstop = 0.03 
CONSTANT Lf=lO.le-3 
CONSTANT CF=l.Oe-4 
CONSTANT V dc=500.0 
CONSTANT Rload=25.0 
CONSTANT ftriang = 6000.0 
CONSTANT Vtripk = 10.0 
Ttri = 1.0/ftriang 
Tover2 = Ttri/2.0 








CONSTANT V qssLic=250.0 
CONSTANT V dssLic=O.O 
VLa=VqssL 
!"stop point for integration " 
!"filter (output) inductance " 
!"filter (output) capacitance " 
! "DC source voltage " 
! "load resistance " 
! "reference triangle frequency " 
! "reference triangle peak value " 
! "reference triangle period " 
! "reference triangle half period " 
! "reference triangle slope " 
! "radian frequency of control sinusiod " 
! "120 degrees in radians " 
!"initial q axis current " 
! "initial d axis current " 









END ! "ofinitial" 
!"proportional gain " 
!"integral gain " 
!"desired voltage magnitude " 
! "linear pulse width modulation gain " 
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DYNAMIC 









! "form ref triangle " 
"----calculate synchronous reference frame angle" 
thetae=mod(integ(we,O.O),twopi) 
"----calculate desired voltages" 
V desa =A *cos(we*t) 
V desb =A *cos(we*t-pi2o3) 
V desc =A *cos(we*t+pi2o3) 
!"desired phase A voltage 
!"desired phase B voltage 




"----transform desired voltages to qdO quantities" 
Vqsdes=(2.0/3.0)*(Vdesa-0.5*Vdesb-0.5*Vdesc) 
Vdsdes=(sqrt(3.0)/3.0)*(-Vdesb+Vdesc) 
!"desired q-axis voltage" 
!"desired d-axis voltage" 
"----determine error voltages" 
V qserr=V qsdes-V qssL 
V dsert=V dsdes-V dssL 
"----generate commanded voltages (PI Controller)" 
Vqscom=(Kl *Vqserr + K2*integ(Vqserr,O.O)) 
Vdscom=(Kl *Vdserr + K2*integ(Vdserr,O.O)) 
"----transform commanded quantaties to ABC frame" 
Vacom=Vqscom 
Vbcom=-0.5*V qscom-(sqrt(3 .0)/2.0)*V dscom 
V ccom=-0.5*V qscom+(sqrt(3.0)/2.0)*V dscom 
"----normalize voltages for use in switching control" 
Vacont= Vacom!Vmax 
Vbcont=Vbcom!Vmax 
V ccont= V ccom!Vmax 
"----transform desired Voltages to synchronous qdO quantities" 
V qsedes=(2. 0/3. 0)* (V de sa* cos( thetae )+ V desb* cos( thetae-pi2o3 )+& 
V desc* cos( thetae+pi2o3)) 
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V dsedes=(2.0/3 .O)*(V desa*sin(thetae )+V desb*sin(thetae-pi2o3)+& 
V desc* sin( thetae+pi2o3)) 
"----transform actual currents to synchronous qdO quantities" 
V qse=(2.0/3 .O)*(VLa*cos(thetae )+ VLb*cos(thetaepi2o3)+& 
VLc*cos( thetae+pi2o3)) 
Vdse=(2.0/3.0)*(VLa*sin(thetae)+VLb*sin(thetae-i2o3)+VLc*sin(thetae+pi2o3)) 
"----schedule inverter switching" 
SCHEDULE hia.XN.(Vtri- Vacont) 
SCHEDULE loa.XP.(Vtri- Vacont) 
SCHEDULE hib.XN.(Vtri- Vbcont) 
SCHEDULE lob.XP.(Vtri- Vbcont) 
SCHEDULE hicJCN.(Vtri- Vccont) 
SCHEDULE loc.XP.(Vtri- Vccont) 
"----calculate line voltages" 
Vas=(2.0/3.0)*Vag- (l.0/3.0)*(Vbg + Vcg) 
Vbs=(2.0/3.0)*Vbg- (l.0/3.0)*(Vag + Vcg) 
Vcs=(2.0/3.0)*Vcg- (l.0/3.0)*(Vag + Vbg) 
"----transform to stationary reference frame" 
Vqss=(2.0/3.0)*(Vas-0.5*Vbs-0.5*Vcs) 
V dss=(sqrt(3.0)/3.0)*(-Vbs+ V cs) 
"----find current derivatives in stationary frame" 
piqss=(V qss-V qssL )/Lf 
pidss=(V dss-V dssL )/Lf 
!"switch A to HI state" 
!"switch A to LO state" 
! "switch B to HI state " 
!"switch B to LO state" 
! "switch C to HI state " 
! "switch C to LO state" 
"----find load voltage derivatives in stationary frame" 
p V qssL=(iqss-(V qssL!Rload) )/Cf 
p V dssL=(idss-(V dssL!Rload) )/Cf 
"----calculate stationary currents" 
iqss=integ(piqss,iqssic) 
idss=integ(pidss,idssic) 
"----calculate stationary voltages" 
V qssL=integ(p V qssL, V qssLic) 
V dssL=integ(p V dssL,V dssLic) 
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VLb=-0.5*V qssL-(sqrt(3.0)/2.0)*V dssL 




END ! "of derivative" 
DISCRETE hia 
Vag=Vdc 
END ! "of discrete" 
DISCRETE loa 
Vag=O.O 
END ! "of discrete" 
DISCRETE hib 
Vbg=Vdc 
END ! "of discrete" 
DISCRETE lob 
Vbg=O.O 
END ! "of discrete" 
DISCRETE hie 
Vcg=Vdc 
END ! "of discrete" 
DISCRETE loc 
Vcg=O.O 
END ! "of discrete" 
END ! "ofdynamic" 
END ! "ofprogram" 
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C. ACSL SIMULA T/ON FOR CURRENT FEEDBACK CONTROLLER IN THE 






This Program simulates operation of a 3-Phase hard switched inverter " 
with sine-triangle PWM. Ideal switching and components are assumed." 
Load consists of an LC filter with a resistive load. " 
" 
" 
A Controller operating in the stationary reference frame is included 
DC Voltage = 500 Volts 
" 
" 
" Switching Frequency = 6KHz Output Frequency = 60Hz " 
MAXTERV AL maxt = 1.0e-8 
MINTERV AL mint= 1.0e-12 
CINTERV AL cint = 1.0e-7 
ALGORITHM ialg = 5 
NSTEPS nstp = 1 




CONSTANT ftriang = 6000.0 
CONSTANT Vtripk = 10.0 
Ttri = 1.0/ftriang 

















END ! "ofinitial" 
! "maximum integration step size " 
!"min time step:for var step algorithm" 
!"data communication interval " 
!"integration algorithm--R.K. 4th " 
!"stop point for integration " 
!"filter (output) inductance " 
! "DC source voltage " 
! "load resistance " 
! "reference triangle frequency " 
! "reference triangle peak value " 
! "reference triangle period " 
! "reference triangle half period " 
! "reference triangle slope " 
!"radian frequency of contrlo sinusiod" 
!"120 degrees in radins " 
! "360 degrees in radians " 
! "initial q axis current " 
!"initial d axis current " 
! "proportional gain 
! "integral gain 
!"desired current magnitude 
















! "form ref triangle 
"----calculate synchronous reference frame angle" 
thetae=integ(we,O.O) 
II 
"----calculate desired currents" 
Idesa =A *cos(thetae) 
Idesb =A *cos(thetae-pi2o3) 
Idesc =A *cos(thetae+pi2o3) 
!"desired phase A current 
!"desired phase B current 
! "desired phase <; current 
"----transform desired currents to stationary qdO quantities" 
Iqsdes=(2.0/3.0)*(Idesa-0.5*Idesb-0.5*Idesc) 
Idsdes=(sqrt(3.0)/3.0)*( -Idesb+Idesc) 
"----transform desired currents to synchronous qdO quantities" 
Iqsedes=(2.0/3.0)*(1desa*cos(thetae)+ldesb*cos(thetae-pi2o3)& 
+ldesc*cos(thetae+pi2o3)) 





"----transform actual currents to synchronous qdO quantities" 
Iqse=(2.0/3.0)*(ILa*cos(thetae)+ILb*cos(thetae-pi2o3)+ILc*cos(thetae+pi2o3)) 
ldse=(2.0/3.0)*(ILa*sin(thetae)+ILb*sin(thetae-pi2o3)+ILc*sin(thetae+pi2o3)) 
"----determine error currents in stationary reference frame" 
lqserr=Iqsdes-iqss 
ldserr= Idsdes-idss 
"----generate commanded currents (PI Controller)" 
Iqscom=(K1 *lqserr + K2*integ(lqserr,O.O)) 
Idscom=(K1 *Idserr + K2*integ(Idserr,O.O)) 
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----------------------------------------
"----transform commanded quantaties to ABC frame" 
Iacom=Iqscom 
Ibcom=-0.5*Iqscom- (sqrt(3.0)/2.0)*Idscom 
Iccom=-0.5*Iqscom + (sqrt(3.0)/2.0)*Idscom 
"----normalize voltages for use in switching control" 
Vacont=Iacom*Rload/V max 
Vbcont=Ibcom *Rload/Vmax 
V ccont=Iccom *Rload/V max 
"----schedule inverter switching" 
SCHEDULE hia.XN.(Vtri- Vacont) 
SCHEDULE loa.XP.(Vtri- V~cont) 
SCHEDULE hib.XN.(Vtri - Vbcont) 
SCHEDULE lob.XP.(Vtri- Vbcont) 
SCHEDULE hic.XN.(Vtri - V ccont) 
SCHEDULE loc.XP.(Vtri- Vccont) 
"----calculate line voltages" 
Vas=(2.0/3.0)*Vag- (1.0/3.0)*(Vbg + Vcg) 
Vbs=(2.0/3.0)*Vbg- (l.0/3.0)*(Vag + Vcg) 
Vcs=(2.0/3.0)*Vcg- (l.0/3.0)*(Vag + Vbg) 
"----transform to stationary reference frame" 
V qss=(2.0/3.0)*(V as-0.5*Vbs-0.5*V cs) 
Vdss=(sqrt(3.0)/3.0)*(-Vbs+Vcs) 
"----find current derivatives in stationary frame" 
piq ss=(V qss-RLoad * iqss )/Lf 
pidss=(V dss-Rload *idss )/Lf 
"----calculate stationary currents" 
iqss=integ(piqss,iqssic) 
idss=integ(pidss,idssic) 
"----transform back to ABC quantaties" 
iLa=iqss 
iLb=-0.5*iqss-(sqrt(3.0)/2.0)*idss 
iLc=-0.5 *iqss+(sqrt(3 .0)/2.0)*idss 
END ! "of derivative" 
160 
!"switch A to HI state" 
!"switch A to LO state" 
!"switch B to HI state " 
! "switch B to LO state" 
!"switch C to HI state " 
!"switch C to LO state" 
DISCRETE hia 
Vag=Vdc 
END ! "of discrete" 
DISCRETE loa 
Vag=O.O 
END ! "of discrete" 
DISCRETE hib 
Vbg=Vdc 
END ! "of discrete" 
DISCRETE lob 
Vbg=O.O 
END ! "of discrete" 
DISCRETE hie 
Vcg=Vdc 
END ! "of discrete" 
DISCRETE loc 
Vcg=O.O 
END ! "of discrete" 
END ! "ofdynamic" 
END ! "ofprogram" 
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D. ACSL SIMULATION FOR CURRENT FEEDBACK CONTROLLER IN THE 
SYNCHRONOUS REFERENCE FRAME 
PROGRAM 
INITIAL 
"-----This Program simulates operation of a 3-Phase hard switcped inverter" 
" with sine-triangle PWM. Ideal switching and components are assumed." 
" Load consists of an LC filter with a resistive load. " 
" 
" 
A Controller operating in the stationary reference frame is included 
DC Voltage= 500 Volts 
" 
" 
" Switching Frequency = 6KHz Output Frequency = 60Hz " 
MAXTERV AL maxt = 1.0e-8 
MINTERV AL mint = l.Oe-12 
CINTERV AL cint = l.Oe-7 
ALGORITHM ialg = 5 
NSTEPS nstp = 1 




CONSTANT ftriang = 6000.0 
CONSTANT Vtripk = 10.0 
Ttri = 1.0/ftriang 
Tover2 = Ttri/2.0 
slope = 4.0*Vtripk*ftriang 
we=60.0*2.0*3.14159265 
pi2o3=2.0*3.14159265/3.0 













END ! "ofinitial" 
! "maximum integration step size " 
! "min time step:for var step algorithm " 
!"data communication interval " 
!"integration algorithm--R.K. 4th " 
!"stop point for integration 
!"filter (output) inductance 
! "DC source voltage 





! "reference triangle frequency " 
! "reference triangle peak value " 
! "reference triangle period " 
! "reference triangle half period " 
! "reference triangle slope " 
!"radian :frequency of contrlo sinusiod" 
! "120 degrees in radins " 
!"360 degrees in radians " 
!"initial q axis current " 
!"initial d axis current " 
! "proportional gain 
!"integral gain 
! "desired current magnitude 







TERMT (t .GE. (tstop-0.5*cint)) 
DERIVATIVE 
"----sine-triangle modulation" 






! "form ref triangle 
"----calculate synchronous reference frame angle" 
thetae=integ( we, 0. 0) 
II 
"----calculate desired currents" 
Ide sa = A* cos( thetae) 
Idesb =A *cos(thetae-pi2o3) 
Idesc =A *cos(thetae+pi2o3) 
! "desired phase A current 
!"desired phase B current 
! "desired phase C current 
"----transform desired currents to synchronous qdO quantities" 







"----transform actual currents to synchronous qdO quantities" 
Iqse=(2.0/3.0)*(ILa*cos(thetae)+ILb*cos(thetae-pi2o3)+ILc*cos(thetae+pi2o3)) 
Idse=(2.0/3.0)*(ILa*sin(thetae)+ILb*sin(thetae-pi2o3)+ILc*sin(thetae+pi2o3)) 
"----determine error currents" 
Iqserr=Iqsdes-iqse 
Idserr= Idsdes-idse 
"----generate commanded currents (PI Controller)" 
Iqscom=(K1 *Iqserr + K2*integ(Iqserr,O.O)) 
Idscom=(K1 *Idserr + K2*integ(Idserr,O.O)) 
"----transform commanded quantaties to ABC frame" 
Iacom=Iqscom *cos( thetae )+ Idscom *sin( thetae) 
Ibcom=Iqscom *cos( thetae-pi2o3) + Ids com* sin( thetae-pi2o3) 
Iccom=Iqscom *cos( thetae+pi2o3) + Idscom *sin( thetae+pi2o3) 
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"----normalize voltages for use in switching control" 
Vacont=Iacom*RloadN max 
Vbcont=Ibcom*RloadN max 
V ccont=Iccom *RloadN max 
"----schedule inverter switching" 
SCHEDULE hiaJCN.(Vtri- Vacont) 
SCHEDULE loa.XP.(Vtri- Vacont) 
SCHEDULE hib.XN.(Vtri- Vbcont) 
SCHEDULE lob.XP.(Vtri- Vbcont) 
SCHEDULE hic.XN.(Vtri- Vccont) 
SCHEDULE loc.XP.(Vtri- Vccont) 
"----calculate line voltages" 
Vas=(2.0/3.0)*Vag- (l.0/3.0)*(Vbg + Vcg) 
Vbs=(2.0/3.0)*Vbg- (l.0/3.0)*(Vag + Vcg) 
Vcs=(2.0/3.0)*Vcg- (l.0/3.0)*(Vag + Vbg) 
"----transform to stationary reference frame" 
Vqss=(2.0/3.0)*(Vas-0.5*Vbs-0.5*Vcs) 
V dss=(sqrt(3.0)/3.0)*(-Vbs+V cs) 
"----find current derivatives in stationary frame" 
piqss=(V qss-RLoad * iq ss )/Lf 
pidss=(V dss-Rload * idss )/Lf 
"----calculate stationary currents" 
iqss=integ(piqss,iqssic) 
idss=integ(pidss,idssic) 




END ! "of derivative" 
DISCRETE hia 
Vag=Vdc 
END ! "of discrete" 
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!"switch A to HI state" 
!"switch A to LO state" 
!"switch B to HI state " 
!"switch B to LO state" 
!"switch C to HI state " 
!"switch C to LO state" 
DISCRETE loa 
Vag=O.O 
END ! "of discrete" 
DISCRETE hib 
Vbg=Vdc 
END ! "of discrete" 
DISCRETE lob 
Vbg=O.O 
END ! "of discrete" 
DISCRETE hie 
Vcg=Vdc 
END ! "of discrete" 
DISCRETE loc 
Vcg=O.O 
END ! "of discrete" 
END ! "of dynamic" 
END ! "ofprogram" 
165 
E. MATLAB SIMULATION FOR VLOTAGE CONTROLLER WITH INNER 
CURRENT CONTROL LOOP 
% Voltage Controller with Inner Current Control Loop 
% State Space Model 
% States 
% 




Kiv = 1.0 
Kpc = 10.0 
Kic = 1.0 
Kpwm=1.0 
U=50.0 
% Voltage Proportional Gain 
% Voltage Integral Gain 
% Current Proportional Gain 
% Current Integral Gain 
% PWMGain 
% Magnitude of Step Change 
%% Simulation Parameters %% 
we= 2*pi*60; % Electrical Frequency 
Lf= .0101; % Filter Inductance 
Cf= .0001; % Filter Capacitance 
Rload = 25; % Load Resistance 
Lload = .0001;% Load Inductance 
%% System Matrices %% 
A=[O, 0, 0, 0, -1, 0, 0, 0, 0, 0; 
0,0,0,0,0,-1,0,0,0,0; 
Kiv, 0, 0, 0, -Kpv, 0, 1, 0, -1, 0; 
0, Kiv, 0, 0, 0, -Kpv, 0, 1, 0, -1; 
0, 0, 0, 0, 0, -we, -1/Cf, 0, 1/Cf, 0; 
0, 0, 0, 0, we, 0, 0, -1/Cf, 0, 1/Cf; 
0, 0, 0, 0, 1/Lload, 0, -Rload/Lload, -we, 0, 0; 
0, 0, 0, 0, 0, 1/Lload, we, -Rload/Lload, 0, 0; 
Kpc*Kiv*Kpwm!Lf, we*Kic*Kpwm, Kic*Kpwm/Lf, 0, ((1-Kpc*Kpv)*Kpwm-1)/Lf, 
-Kpv*we*Kpwm, Kpc*Kpwm/Lf, we*Kpwm, -Kpc*Kpwm/Lf, -we; 
-we*Kiv*Kpwm; Kpc*Kiv*Kpwm!Lf, 0, Kic*Kpwm/Lf; Kpv*we*Kpwm, 
((1-Kpc*Kpv)*Kpwm-1)/Lf, -we*Kpwm, Kpc*Kpwm/Lf, we, -Kpc*Kpwm/Lf;]; 
166 
B=[1, 0, Kpv -we*Cf, 0, 0, 0, 0, Kpwm*(Kpc*Kpv/Lf-(we*we*Cf)), 
-Kpwm*(Kpc*we*Cf/Lf+Kpv*we)]'; 
C=U*[O 0 0 0 1 0 0 0 0 0]; 
D=[O]; 
%% Determine Poles and Zeros %% 
[ num,den ]=ss2tf(A,B, C,D); 
R =roots( den) 
P=roots(num) 
%% Display Step Response %% 
figure(1) 
step(A,B,C,D, 1) 
title(['Kpv=' ,num2str(Kpv),' Kpc=' ,num2str(Kpc ),' Kiv=' ,num2str(Kiv), 
' Kic=' ,num2str(Kic)]) 
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F. ACSL SIMULATION FOR VOLTAGE CONTROLLER WITH INNER 
CURRENT CONTROL LOOP 
PROGRAM 
INITIAL 
"-----This Program simulates operation of a 3-Phase hard switGhed inverter" 
" with sine-triangle PWM. Ideal switching and components. are assumed." 
" Load consists of an LC filter with an LR load. A current controlled " 
" voltage regulated pulse width modulation (VRPWM) control scheme " 
" is implimented in the synchronous reference frame. " 
" DC Voltage 500 Volts VRPWM Control " 
" Switching Frequency = 6kHz Output Frequency = 60Hz " 
MAXTERV AL maxt = 1.0e-8 
MINTERV AL mint = 1.0e-12 
CINTERVAL cint= l.Oe-7 
ALGORITHM ialg = 5 
NSTEPS nstp = 1 
CONSTANT tstop = 0.03 
CONSTANT Lf=10.1e-3 
CONSTANT CF=l.Oe-4 
CONSTANT V dc=500.0 
CONSTANT Rload=25.0 
CONSTANT Lload=0.1e-3 
CONSTANT ftriang = 6000.0 
CONSTANT Vtripk = 10.0 
Ttri = 1.0/ftriang 
Tover2 = Ttri/2.0 








CONSTANT Kpv = 1.0 
CONSTANT Kiv = 1.0 




! "maximum integration step size " 
! "min time step:for var step algorithm " 
!"data communication interval " 
!"integration algorithm--R.K. 4th " 
!"stop point for integration " 
!"filter (output) inductance " 
!"filter (output) capacitance " 
! "DC source voltage " 
!"load resistance " 
!"load inductance " 
! "reference triangle frequency " 
! "reference triangle peak value " 
! "reference triangle period " 
! "reference triangle half period " 
! "reference triangle slope " 
!"radian frequency of control sinusiod" 
! "120 degrees in radians " 
!"360 degrees in radians " 
! "initial q axis converter current " 
! "initial d axis converter current " 
!"initial q axis load current " 
! "initial d axis load current " 
! "voltage loop proportional gain " 
! "voltage loop integral gain " 
! "current loop proportional gain " 










END ! "ofinitial" 
DYNAMIC 
TERMT (t .GE. (tstop-0.5*cint)) 
DERIVATIVE 
"----sine-triangle modulation" 






!"form ref triangle 
"----calculate synchronous reference frame angle" 
thetae=mod(integ( we,O. O),twopi) 
"----calculate feedforward capacitor current" 
icqcom=(Vcom-VqssL)*Kpv + integ(Vcom-VqssL,O.O)*Kiv 
icdcom=-VdssL*Kpv- integ(VdssL,O.O)*Kiv- Vcom*we*Cf 
"----calculate feedforward current" 
ifqcom=icqcom + iqssL 
ifdcom=icdcom + idssL 
"----calculate feedback current error" 
iqerr=ifqcom - iqss 
iderr=ifdcom - idss 
"----calculate voltage control signals" 
V gq=iqerr*Kpc + integ(iqerr,O.O)*Kic + we*Lfi'ifdcom + V qssL 
V gd=iderr*Kpc + integ(iderr,O.O)*Kic - we*Lfi'ifqcom + V dssL 
"----transform control quantaties to ABC frame" 
Vacom=V gq*cos(thetae) + V gd*sin(thetae) 
Vbcom=V gq*cos(thetae-pi2o3) + V gd*sin(thetae-pi2o3) 
V ccom=V gq*cos(thetae+pi2o3) + V gd*sin(thetae+pi2o3) 
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" 
"----normalize voltages for use in switching control" 
Vacont=VacornNmax 
Vbcont=VbcornNmax 
V ccont=V ccornNmax 
"----schedule inverter switching" 
SCHEDULE hia.XN.(Vtri- Vacont) 
SCHEDULE loa.XP.(Vtri- Vacont) 
SCHEDULE hib.XN.(Vtri- Vbcont) 
SCHEDULE lob.XP.(Vtri- Vbcont) 
SCHEDULE hic.XN.(Vtri - V ccont) 
SCHEDULE loc.XP.(Vtri- Vccont) 
"----calculate line voltages" 
Vas=(2.0/3.0)*Vag- (l.0/3.0)*(Vbg + Vcg) 
Vbs=(2.0/3.0)*Vbg- (l.0/3.0)*(Vag + Vcg) 
Vcs=(2.0/3.0)*Vcg- (l.0/3.0)*(Vag + Vbg) 
"----transform to synchronous reference frame" 
!"switch A to HI state " 
!"switch A to LO state" 
!"switch B to HI state " 
!"switch B to LO state" 
!"switch C to HI state " 
!"switch C to LO state" 
V qss=(2.0/3 .O)*(Vas*cos(thetae )+ Vbs*cos(thetae-i2o3)+ V cs*cos(thetae+pi2o3)) 
V dss=(2.0/3 .O)*(Vas* sin(thetae )+ Vbs*sin(thetae-pi2o3)+ V cs*sin(thetae+pi2o3)) 
"----find converter current derivatives in synchronous frame" 
piqss=-we*idss + (Vqss-VqssL)/Lf 
pidss= we*iqss + (V dss-V dssL )/Lf 
"----find load current derivatives in synchronous frame" 
piqssL=-we*idssL + (VqssL-Rload*iqssL)/Lload 
pidssL= we*iqssL + (VdssL-Rload*idssL)/Lload 
"----find load voltage derivatives in synchronous frame" 
p V qssL=-we*V dssL + (iqss-iqssL )/Cf 
p V dssL= we*V qssL + (idss-idssL )/Cf 
"----calculate synchronous converter currents" 
iqss=integ(piqss,iqssic) 
idss=integ(pidss,idssic) 




"----calculate synchronous load voltages" 
V qssL=integ(p V qssL,V qssLic) 
V dssL=integ(p V dssL, V dssLic) 
"----transform back to ABC quantaties" 
iLa=iqss*cos(thetae )+ idss*sin(thetae) 
iLb=iqss*cos(thetae-pi2o3) + idss*sin(thetae-pi2o3) 
iLc=iq ss*cos( thetae+pi2o3) + idss *sin( thetae+pi2o3) 
VLa= V q ssL *cos( thetae )+ V dssL *sin( thetae) 
VLb=V qssL *cos(thetae-pi2o3) + V dssL *sin(thetae-pi2o3) 
VLc=V qssL *cos(thetae+pi2o3) + V dssL *sin(thetae+pi2o3) 
iLoada=iqssL *cos(thetae )+ idssL *sin(thetae) 
iLoadb=iqssL *cos(thetae-pi2o3) + idssL *sin(thetae-pi2o3) 
iLoadc=iqssL *cos(thetae+pi2o3) + idssL *sin(thetae+pi2o3) 
END ! "of derivative" 
DISCRETE hia 
Vag=Vdc 
END ! "of discrete" 
DISCRETE loa 
Vag=O.O 
END ! "of discrete" 
DISCRETE hib 
Vbg=Vdc 
END ! "of discrete" 
DISCRETE lob 
Vbg=O.O 
END ! "of discrete" 
DISCRETE hie 
Vcg=Vdc 
END ! "of discrete" 
DISCRETE loc 
Vcg=O.O 
END ! "of discrete" 
END ! "of dynamic" 
END ! "ofprogram" 
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This Program simulates operation of a 3-Phase hard switched inverter " 
w/ Space Vector PWM. Ideal switching and components are assumed." 
MAXTERV AL maxt = 1.0e-8 
MINTERV AL mint = 1.0e-12 
CINTERV AL cint = l.Oe-7 
ALGORITHM ialg = 5 
CONSTANT tstop = 0.03 
CONSTANT Lf=10.1e-3 
CONSTANT CF=l.Oe-4 
CONSTANT V dc=500.0 
CONSTANT Rload=25.0 




















CONSTANT V qssLic=200.0 
CONSTANT VdssLic=O.O 
! "maximum integration step size " 
! "min time step for var step algorithm" 
!"data communication interval " 
!"integration algorithm--R.K. 4th " 
!"stop point for integration " 
!"filter (output) inductance 
! "filter (output) capacitance 
! "DC source voltage 
! "load resistance 
! "reference switch frequency 








!"starting switch configuration " 
! "reference switching period " 
! "radian frequency of desired sinusiod" 
! "150 degrees in radians " 
! "120 degrees in radians " 
!"90 degrees in radians " 
! "60 degrees in radians " 
! "30 degrees in radians " 
!"-30 degrees in radians " 
!"-90 degrees in radians " 
!"-150 degrees in radians " 
! "initial q !IXis current " 
! "initial d axis current " 
!"commanded voltage magnitude " 
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VLa=VqssL 
VLb=-0.5*V qssLic-(sqrt(3.0)/2.0)*V dssLic 




END ! "ofinitial" 
DYNAMIC 
TERMT (t .GE. (tstop-0.5*cint)) 
DERIVATIVE 
"----space vector modulation" 
V cosa = AA *cos(wosin*t) 
Vcosb = AA*cos(wosin*t-r120) 
Vcosc = AA*cos(wosin*t+r120) 
!"des phase A Voltage" 
!"des phase B Voltage" 
!"des phase C Voltage" 
Vq=(2.0/3.0)*(Vcosa-0.5*Vcosb-0.5*Vcosc) 
Vd=(sqrt(3.0)/3.0)*(-Vcosb+Vcosc) 
!"des q-aXis voltage " 
!"des d-axis voltage " 
"----determine sextant of operation" 
beta=atan2(V d,V q) 
IF((beta.GT.r90).AND.(beta.LT.r150)) THEN 
sextant= I 
ELSE IF ((beta.GT.r150).0R.(beta.LT.rml50)) THEN 
sextant=2 
ELSE IF ((beta.GT.rm150).AND.(beta.LT.rm90)) THEN 
sextant=3 
ELSE IF ((beta.GT.rm90).AND.(beta.LT.rm30)) THEN 
sextant=4 





"----calculate switching times" 
Vbar=sqrt(V q* *2+ V d* *2) !"desired magnitude " 




! "limit magnitude " 
IF (beta.GT.O.O) THEN 
gamma =mod( atan2(V d, V q),r60) 
ELSE 
gamma =mod( atan2(V d,V q),r60)+r60 
END IF 
a=VbarNdc 
K =Tsw* a/sin(r60) 
IF (sequence) THEN 
tl=bound(5e-6,Tsw,K*sin(r60-ganuna)) 
t2=bound( 5e-6, Tsw,K *sin(ganuna)) 
ELSE 




"----generate switching of inverter" 
tt=mod(t,Tsw) 
SCHEDULE switchtl.xp.tt-tzero 
SCHEDULE switcht2.xp.tt-(tl +tzero) 
SCHEDULE switcht3.xp.tt-(tl +t2+tzero) 
"----calculate line voltages" 
Vas=(2.0/3.0)*Vag- (l.0/3.0)*(Vbg + Vcg) 
Vbs=(2.0/3.0)*Vbg- (l.0/3.0)*(Vag + Vcg) 
Vcs=(2.0/3.0)*Vcg- (l.0/3.0)*(Vag + Vbg) 
"----transform to stationary reference frame" 
Vqss=(2.0/3.0)*(Vas-0.5*Vbs-0.5*Vcs) 
V dss=(sqrt(3.0)/3.0)*(-Vbs+ V cs) 
"----find current derivatives in stationary frame" 
piqss=(V qss-V qssL )!Lf 
pidss=(V dss-V dssL )/Lf 
! "desired angle 
"----find load voltage derivatives in stationary frame" 
p V qssL=(iqss-(V qssL!Rload))/Cf 
p V dssL=(idss-(V dssL!Rload) )/Cf 
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" 
"----calculate stationary currents" 
iqss=integ(piqss,iqssic) 
idss=integ(pidss,idssic) 
"----calculate stationary voltages" 
V qssL=integ(p V qssL, V q ssLic) 
V dssL=integ(p V dssL, V dssLic) 










END ! "of derivative" 
DISCRETE switchtl 
IF (sequence) THEN 
IF ((sextant.EQ.l).OR.(sextant.EQ.2)) THEN 
Vcg=O.O 
state=2 








IF ((sextant.EQ.l).OR.(sextant.EQ.6)) THEN 
Vag=Vdc 
state= I 









END ! "of discrete" 
DISCRETE switcht2 
IF (.not.sequence) THEN 
IF ((sextant.EQ.l).OR.(sextant.EQ.2)) THEN 






ELSE IF ((sextant.EQ.3).0R.(sextant.EQ.4)) THEN 















IF ((sextant.EQ.l).OR.(sextant.EQ.6)) THEN 






ELSE IF ((sextant.EQ.2).0R.(sextant.EQ.3)) THEN 

















END ! "of discrete" 
DISCRETE switcht3 

























END ! "of discrete" 
END ! "of dynamic" 
END ! "ofprogram" 
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APPENDIX F. SIMULINK PROGRAMS 
A. STATIONARY REFERENCE FRAME CONTROLLER 
Desired CuiiE'nts Ks d·aHiS 
Controller 




Figure F -2 - Current Sensing Block 












Figure F-4- Pre-Processing Block 
DesiredPhC :RampC 
Figure F -5 - Desired Currents Block 
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Ph a Gain3 
2 1------.----1111-5:>--+---IM 
Phb Sum 




Figure F -6 - Ks Block 
Ks-1(32) 
Figure F -7 - Ks Inverse Block 
ImaH SatPhc 
Figure F -8 - Scale to ± 1 Block 
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B. SYNCHRONOUS REFERENCE FRAME CONTROLLER 
The Current Sensing, Pre-Processing, Controller and Scale to ± 1 blocks for the 
synchronous controller are the same as in the stationary controller above. Blocks Ke, 
Desired Currents and Ke Inverse are shown here. 
Desired CurrEmts d-a1ds Controller 
Figure F -9 - Synchronous Controller 
sin 120 









Figure F-12- Ke Inverse Block 
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